

SLLS070C - SEPTEMBER 1973 - REVISED MARCH 1997

- Choice of Open-Collector, Open-Emitter, or 3-State Outputs
- High-Impedance Output State for Party-Line Applications
- Single-Ended or Differential AND/NAND Outputs
- Single 5-V Supply
- Dual Channel Operation
- Compatible With TTL
- Short-Circuit Protection
- High-Current Outputs
- Common and Individual Output Controls
- Clamp Diodes at Inputs and Outputs
- Easily Adaptable to SN55114 and SN75114 Applications
- Designed for Use With SN55115 and SN75115


#### description

The SN55113 and SN75113 dual differential line drivers with 3-state outputs are designed to provide all the features of the SN55114 and SN75114 line drivers with the added feature of driver output controls. Individual controls are provided for each output pair, as well as a common control for both output pairs. If any output





# SN55113 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

is low, the associated output is in a high-impedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pullup terminals, YP and ZP, available on adjacent package pins.

The SN55113 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN75113 is characterized for operation over the temperature range of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLE**


	INPUTS								
OUTPUT	CONTROL	D/	ATA	AND	NAND				
С	CC	Α	Βţ	Y	Z				
L	Х	Х	Χ	Z	Z				
Х	L	Χ	Χ	Z	Z				
Н	Н	L	Χ	L	Н				
Н	Н	Χ	L	L	Н				
Н	Н	Н	Н	Н	L				

H = high level, L = low level, X = irrelevant,

# logic symbol‡



logic diagram (positive logic)




Pin numbers shown are for the J, N, and W packages.

Z = high impedance (off)

<sup>†</sup> B input and 4th line of function table are applicable only to driver number 1.

<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### schematic



<sup>&</sup>lt;sup>†</sup> These components are common to both drivers. Resistor values shown are nominal and in ohms.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage, V <sub>I</sub>	5.5 V
Off-state voltage applied to open-collector outputs	
Continuous total power dissipation (see Note 2)	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : SN55113	–55°C to 125°C
SN75113	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package	ge 300°C

<sup>&</sup>lt;sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	N/A
W	1000 mW	8.0 mW/°C	640 mW	200 mW



# SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SLLS070C - SEPTEMBER 1973 - REVISED MARCH 1997

### recommended operating conditions

	SN55113			5		UNIT	
	MIN	NOM	MAX	MIN	NOM	NOM MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, $V_{IH}$	2			2			V
Low-level input voltage, V <sub>IL</sub>			8.0			8.0	V
High-level output current, I <sub>OH</sub>			- 40			- 40	mA
Low-level output current, I <sub>OL</sub>			40			40	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						5	SN55113			N75113			
	PARAMETER	l	15	EST CONDITION	IST	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT	
$V_{IK}$	Input clamp vo	ltage	$V_{CC} = MIN,$	$I_1 = -12 \text{ mA}$			-0.9	-1.5		-0.9	-1.5	٧	
.,	High-level out	out	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	$I_{OH} = -10 \text{ mA}$	2.4	3.4		2.4	3.4		.,	
V <sub>OH</sub>	voltage		$V_{IL} = 0.8 \text{ V}$		$I_{OH} = -40 \text{ mA}$	2	3.0		2	3.0		V	
V <sub>OL</sub>	Low-level output voltage		$V_{CC} = MIN,$ $I_{OL} = 40 \text{ mA}$	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,		0.23	0.4		0.23	0.4	٧	
V <sub>OK</sub>	Output clamp	voltage	$V_{CC} = MAX$ ,	$I_{O} = -40 \text{ mA}$			-1.1	-1.5		-1.1	-1.5	٧	
				V 40V	T <sub>A</sub> = 25°C		1	10					
	Off-state	a. starst		V <sub>OH</sub> = 12 V	T <sub>A</sub> = 125°C			200				^	
I <sub>O(off)</sub>	open-collector output current		$V_{CC} = MAX$	V 505 V	$T_A = 25^{\circ}C$					1	10	μΑ	
				V <sub>OH</sub> = 5.25 V	T <sub>A</sub> = 70°C						20		
				$T_A = 25^{\circ}C$ ,	$V_O = 0$ to $V_{CC}$			±10			±10		
İ	Off-state (high-impedance-state)		$V_{CC} = MAX$ ,		V <sub>O</sub> = 0			-150			-20	_	
$I_{OZ}$			Output controls at	T MAY	$V_0 = 0.4 \text{ V}$			±80			±20		
	output current		0.8 V	$T_A = MAX$	IA - WAX	$V_0 = 2.4 \text{ V}$			±80			±20	
					$V_O = V_{CC}$			80			20		
	Input current	A, B, C						1			1		
I <sub>I</sub>	at maximum input voltage	СС	$V_{CC} = MAX$ ,	$V_1 = 5.5 \text{ V}$				2			2	mA	
	High-level	A, B, C	.,	V 04V				40			40		
- <sub>IH</sub>	input current	CC	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.4 V				80			80	μΑ	
	Low-level	A, B, C	\/ \ \AA\/	V 04V				-1.6			-1.6	A	
I <sub>I</sub> L	input current	CC	$V_{CC} = MAX$ ,	$V_{l} = 0.4 V$				-3.2			-3.2	mA	
los	Short-circuit output current	§	V <sub>CC</sub> = MAX,	$V_O = 0$ ,	T <sub>A</sub> = 25°C	-40	-90	-120	-40	-90	-120	mA	
	Supply current	t	All inputs at 0	V, No load,	$V_{CC} = MAX$		47	65		47	65	mA	
I <sub>CC</sub>	(both drivers)		T <sub>A</sub> = 25°C		V <sub>CC</sub> = 7 V		65	85		65	85	IIIA	

<sup>&</sup>lt;sup>†</sup> All parameters with the exception of off-state open-collector output current are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




 $<sup>^\</sup>ddagger$  All typical values are at  $T_A$  = 25°C and  $V_{CC}$  = 5 V, with the exception of  $V_{CC}$  at 7 V.


<sup>§</sup> Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 30 pF, $T_A$ = 25°C

	DADAMETED	TEST CONDITIONS	S	N55113	3	S	UNIT		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	Con Figure 4		13	20		13	30	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	See Figure 1		12	20		12	30	ns
t <sub>PZH</sub>	Output enable time to high level	$R_L$ = 180 Ω, See Figure 2		7	15		7	20	ns
$t_{PZL}$	Output enable time to low level	$R_L$ = 250 Ω, See Figure 3		14	30		14	40	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L$ = 180 Ω, See Figure 2		10	20		10	30	ns
$t_{PLZ}$	Output disable time from low level	$R_L$ = 250 Ω, See Figure 3		17	35		17	35	ns

### PARAMETER MEASUREMENT INFORMATION






NOTES: A. The pulse generator has the following characteristics:  $Z_O = 50 \ \Omega$ , PRR  $\leq 500 \ kHz$ ,  $t_W = 100 \ ns$ .

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms t<sub>PLH</sub> and t<sub>PHL</sub>



#### PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** 

NOTES: A. The pulse generator has the following characteristics:  $Z_0 = 50 \ \Omega$ , PRR  $\leq 500 \ kHz$ ,  $t_w = 100 \ ns$ .

B. C<sub>L</sub> includes probe and jig capacitance.


Figure 2. Test Circuit and Voltage Waveforms tpZH and tpHZ


t<sub>PHZ</sub>

0.5 V

 $V_{off}\approx 0~V$ 

#### PARAMETER MEASUREMENT INFORMATION






NOTES: A. The pulse generator has the following characteristics:  $Z_0 = 50 \ \Omega$ , PRR  $\leq 500 \ kHz$ ,  $t_w = 100 \ ns$ .

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Test Circuit and Voltage Waveforms, tpzL and tpLZ

**VOLTAGE WAVEFORMS** 


#### TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pullup connected to the sink output.




#### TYPICAL CHARACTERISTICS<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pullup connected to the sink output.




### TYPICAL CHARACTERISTICS<sup>†</sup>




<sup>†</sup> Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pullup connected to the sink output.



### TYPICAL CHARACTERISTICS†



<sup>&</sup>lt;sup>†</sup> Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pullup connected to the sink output.



 $^{\ddagger}$  R<sub>T</sub> = Z<sub>O</sub>. A capacitor may be connected in series with R<sub>T</sub> to reduce power dissipation.

Figure 18. Basic Party-Line or Data-Bus Differential Data Transmission



8-May-2023 www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-88744012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 88744012A SNJ55 113FK	Samples
5962-8874401EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8874401EA SNJ55113J	Samples
5962-8874401FA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8874401FA SNJ55113W	Samples
JM38510/10405BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /10405BEA	Samples
M38510/10405BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /10405BEA	Samples
SN55113J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55113J	Samples
SN75113N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75113N	Samples
SN75113NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75113N	Samples
SN75113NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75113	Samples
SNJ55113FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 88744012A SNJ55 113FK	Samples
SNJ55113J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8874401EA SNJ55113J	Samples
SNJ55113W	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8874401FA SNJ55113W	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

### PACKAGE OPTION ADDENDUM

www.ti.com 8-May-2023

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55113, SN75113:

Catalog: SN75113

Military: SN55113

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	SN75113NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN75113NSR	SO	NS	16	2000	356.0	356.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-88744012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8874401FA	W	CFP	16	1	506.98	26.16	6220	NA
SN75113N	N	PDIP	16	25	506	13.97	11230	4.32
SN75113NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ55113FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ55113W	W	CFP	16	1	506.98	26.16	6220	NA

### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F16)

### CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated