



NJW4170


■ PIN CONFIGURATION



NJW4170U2



(Top View)



Exposed PAD on backside connect to GND.


(Bottom View)

NJW4170KV1

■ PIN DESCRIPTIONS

PIN NAME	PIN NUMBER		FUNCTION
	SOT-89-5	DFN8-V1 (ESON8)	
EN/SYNC	1	5	Standby Control pin The EN/SYNC pin internally pulls down with 100kΩ. Normal Operation at the time of High Level. Standby Mode at the time of Low Level or OPEN. Moreover, it operates by inputting clock signal at the oscillatory frequency that synchronized with the input signal.
GND	2	6	GND pin
IN-	3	8	Output Voltage Detecting pin Connects output voltage through the resistor divider tap to this pin in order to voltage of the IN- pin become 0.8V.
SW	4	1	Switch Output pin of Power MOSFET
V+	5	3	Power Supply pin for Power Line
N.C.	–	2, 4, 7	Non connection
Exposed PAD	–	–	Connect to GND (Only DFN8-V1 PKG)

■ BLOCK DIAGRAM



NJW4170

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	MAXIMUM RATINGS	UNIT
Supply Voltage	V ⁺	-0.3 to +45	V
V ⁺ - SW pin Voltage	V _{V-SW}	+45	V
EN/SYNC pin Voltage	V _{ENSYNC}	-0.3 to +45	V
IN- pin Voltage	V _{IN-}	-0.3 to +6	V
Power Dissipation	P _D	SOT-89-5 625 (*1) 2,400 (*2) DFN8-V1 (ESON8-V1) 600 (*3) 1,800 (*4)	mW
Junction Temperature Range	T _J	-40 to +150	°C
Operating Temperature Range	T _{opr}	-40 to +125	°C
Storage Temperature Range	T _{stg}	-50 to +150	°C

(*1): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard size, 2Layers, Cu area 100mm²)

(*2): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 4Layers)

(For 4Layers: Applying 74.2×74.2mm inner Cu area and a thermal via hall to a board based on JEDEC standard JESD51-5)

(*3): Mounted on glass epoxy board. (101.5×114.5×1.6mm: based on EIA/JEDEC standard, 2Layers FR-4, with Exposed Pad)

(*4): Mounted on glass epoxy board. (101.5×114.5×1.6mm: based on EIA/JEDEC standard, 4Layers FR-4, with Exposed Pad)

(For 4Layers: Applying 99.5×99.5mm inner Cu area and a thermal via hole to a board based on JEDEC standard JESD51-5)

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V ⁺	4.5	–	40	V
External Clock Input Range	f _{SYNC}	2.3	–	2.8	MHz
	A version	2.0	–	2.5	
	B version				

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, $V^+=V_{EN/SYNC}=12V$, $T_a=25^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Under Voltage Lockout Block						
ON Threshold Voltage	V_{T_ON}	$V^+=L \rightarrow H$	4.2	4.35	4.5	V
OFF Threshold Voltage	V_{T_OFF}	$V^+=H \rightarrow L$	4.11	4.26	4.41	V
Hysteresis Voltage	V_{HYS}		70	90	–	mV
Soft Start Block						
Soft Start Time	t_{SS}	$V_B=0.75V$	2.5	4	8	ms
Oscillator Block						
Oscillating Frequency	f_{OSC}	A version, $V_{IN}=0.7V$	2.2	2.4	2.6	MHz
		B version, $V_{IN}=0.7V$	1.9	2.1	2.3	MHz
Oscillating Frequency (Low Frequency Control)	f_{OSC_LOW}	A version, $V_{IN}=0.2V$	–	340	–	kHz
		B version, $V_{IN}=0.2V$	–	290	–	kHz
Oscillating Frequency deviation (Supply voltage)	f_{DV}	$V^+=4.5$ to $40V$	–	1	–	%
Oscillating Frequency deviation (Temperature)	f_{DT}	$T_a=-40^\circ C$ to $+85^\circ C$	–	5	–	%
Error Amplifier Block						
Reference Voltage	V_B		-1.0%	0.8	+1.0%	V
Input Bias Current	I_B		-0.1	–	+0.1	μA
PWM Compare Block						
Maximum Duty Cycle	M_{AXDUTY}	A, B version, $V_{IN}=0.7V$	77.5	82	–	%
Minimum ON Time1 (Use Built-in Oscillator)	$t_{ON-min1}$	A version	–	80	115	ns
		B version	–	85	120	ns
Minimum ON Time2 (Use Ext CLK)	$t_{ON-min2}$	A version, $f_{SYNC}=2.6kHz$	–	80	115	ns
		B version, $f_{SYNC}=2.3kHz$	–	85	120	ns



NJW4170

■ ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, $V^+=V_{\text{EN}/\text{SYNC}}=12\text{V}$, $T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Over Current Protection Block						
Cool Down Time	t_{COOL}		–	75	–	ms
Output Block						
Output ON Resistance	R_{ON}	$I_{\text{SW}}=1\text{A}$	–	0.4	0.65	Ω
Switching Current Limit	I_{LIM}		1.4	1.9	2.4	A
SW Leak Current	I_{LEAK}	$V_{\text{EN}/\text{SYNC}}=0\text{V}$, $V^+=40\text{V}$, $V_{\text{SW}}=0\text{V}$	–	–	1	μA
Standby Control / Sync Block						
EN/SYNC pin High Threshold Voltage	$V_{\text{THH_EN}/\text{SYNC}}$	$V_{\text{EN}/\text{SYNC}}= \text{L} \rightarrow \text{H}$	1.6	–	V^+	V
EN/SYNC pin Low Threshold Voltage	$V_{\text{THL_EN}/\text{SYNC}}$	$V_{\text{EN}/\text{SYNC}}= \text{H} \rightarrow \text{L}$	0	–	0.5	V
Input Bias Current (EN/SYNC pin)	I_{EN}	$V_{\text{EN}/\text{SYNC}}=12\text{V}$	–	270	390	μA
General Characteristics						
Quiescent Current	I_{DD}	A, B version, $R_{\text{L}}=\text{no load}$, $V_{\text{IN}}=0.9\text{V}$	–	2.0	2.4	mA
Standby Current	$I_{\text{DD_STB}}$	$V_{\text{EN}/\text{SYNC}}=0\text{V}$	–	–	1	μA

POWER DISSIPATION vs. AMBIENT TEMPERATURE



(*5): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard size, 2Layers, Cu area 100mm²)

(*6): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 4Layers)


(For 4Layers: Applying 74.2×74.2mm inner Cu area and a thermal via hall to a board based on JEDEC standard JESD51-5)

(*7): Mounted on glass epoxy board. (101.5×114.5×1.6mm: based on EIA/JEDEC standard, 2Layers FR-4, with Exposed Pad)

(*8): Mounted on glass epoxy board. (101.5×114.5×1.6mm: based on EIA/JEDEC standard, 4Layers FR-4, with Exposed Pad)






(For 4Layers: Applying 99.5×99.5mm inner Cu area and a thermal via hole to a board based on JEDEC standard JESD51-5)

TYPICAL APPLICATIONS









NJW4170




■ TYPICAL CHARACTERISTICS (A, B version)






■ TYPICAL CHARACTERISTICS (A, B version)



■ TYPICAL CHARACTERISTICS (A version)



■ TYPICAL CHARACTERISTICS (B version)



■ Description of Block Features

1. Basic Functions / Features

● Error Amplifier Section (ER-AMP)

0.8V±1% precise reference voltage is connected to the non-inverted input of this section.

To set the output voltage, connects converter's output to inverted input of this section (IN- pin). If requires output voltage over 0.8V, inserts resistor divider.

Because the optimized compensation circuit is built-in, the application circuit can be composed of minimum external parts.

● PWM Comparator Section (PWM), Oscillating Circuit Section (OSC)

The NJW4170 uses a constant frequency, current mode step down architecture. The oscillating frequency are 2.4MHz (typ.) at A version and 2.1MHz (typ.) at B version. The PWM signal is output by feedback of output voltage and slope compensation switching current at the PWM comparator block.

The maximum duty ratio is 82% (typ.).

The minimum ON time are limited to 80ns (typ.) at A version and 85ns (typ.) at B version.

The buck converter of ON time is decided the following formula.

$$t_{on} = \frac{V_{OUT}}{V_{IN} \times f_{OSC}} [s]$$

V_{IN} shows input voltage and V_{OUT} shows output voltage.

When the ON time becomes below in t_{ON-min} , in order to maintain output voltage at a stable state, change of duty or pulse skip operation may be performed.

● Power MOSFET (SW Output Section)

The power is stored in the inductor by the switch operation of built-in power MOSFET. The output current is limited to 1.4A(min.) the overcurrent protection function. In case of step-down converter, the forward direction bias voltage is generated with inductance current that flows into the external regenerative diode when MOSFET is turned off.

The SW pin allows voltage between the V^+ pin and the SW pin up to +45V. However, you should use an Schottky diode that has low saturation voltage.

● Power Supply, GND pin (V^+ and GND)

In line with switching element drive, current flows into the IC according to frequency. If the power supply impedance provided to the power supply circuit is high, it will not be possible to take advantage of IC performance due to input voltage fluctuation. Therefore insert a bypass capacitor close to the V^+ pin – the GND pin connection in order to lower high frequency impedance.

■ Description of Block Features (Continued)

2. Additional and Protection Functions / Features

● Under Voltage Lockout (UVLO)

The UVLO circuit operating is released above $V^+=4.35V(\text{typ.})$ and IC operation starts. When power supply voltage is low, IC does not operate because the UVLO circuit operates. There is $90mV(\text{typ.})$ width hysteresis voltage at rise and decay of power supply voltage. Hysteresis prevents the malfunction at the time of UVLO operating and releasing.

● Soft Start Function (Soft Start)

The output voltage of the converter gradually rises to a set value by the soft start function. The soft start time is $4ms(\text{typ.})$. It is defined with the time of the error amplifier reference voltage becoming from $0V$ to $0.75V$. The soft start circuit operates after the release UVLO and/or recovery from thermal shutdown. The operating frequency is controlled with a low frequency $340kHz(\text{typ.})$ at A version and $290kHz(\text{typ.})$ at B version, until voltage or the IN- pin becomes approximately $0.4V$.




Fig. 1. Startup Timing Chart

■ Description of Block Features (Continued)

● Over Current Protection Circuit (OCP)

NJW4170 contains overcurrent protection circuit of hiccup architecture. The overcurrent protection circuit of hiccup architecture is able to decrease heat generation at the overload.

The NJW4170 output returns automatically along with release from the over current condition.

At when the switching current becomes I_{LIM} or more, the overcurrent protection circuit is stopped the MOSFET output. The switching output holds low level down to next pulse output at OCP operating.

When IN- pin voltage becomes 0.3V or less, it operates with 340kHz (typ.) at A version and 290kHz (typ.) at B version.

At the same time starts pulse counting, and stops the switching operation when the overcurrent detection continues 128 pulses.

After NJW4170 switching operation was stopped, it restarts by soft start function after the cool down time of approx 75ms (typ.).




Fig. 2. Timing Chart at Over Current Detection

● Thermal Shutdown Function (TSD)

When Junction temperature of the NJW4170 exceeds the 165°C*, internal thermal shutdown circuit function stops SW function. When junction temperature decreases to 150°C* or less, SW operation returns with soft start operation.

The purpose of this function is to prevent malfunctioning of IC at the high junction temperature. Therefore it is not something that urges positive use. You should make sure to operate within the junction temperature range rated (150°C). (* Design value)

● Standby Function

The NJW4170 stops the operating and becomes standby status when the EN/SYNC pin becomes less than 0.5V.

The EN/SYNC pin internally pulls down with 100kΩ, therefore the NJW4170 becomes standby mode when the EN/SYNC pin is OPEN. You should connect this pin to V+ when you do not use standby function.

■ Description of Block Features (Continued)

● External Clock Synchronization

By inputting a square wave to EN/SYNC pin, can be synchronized to an external frequency.

You should fulfill the following specification about a square wave. (Table 1.)

Table 1. The input square wave to an EN/SYNC pin.

	A version ($f_{osc} = 2.4\text{MHz}$)	B version ($f_{osc} = 2.1\text{MHz}$)
Input Frequency	2.3MHz to 2.8MHz	2.0MHz to 2.5MHz
Duty Cycle	40% to 60%	
Voltage magnitude	1.6V or more at High level 0.5V or less at Low level	

The trigger of the switching operating at the external synchronized mode is detected to the rising edge of the input signal. At the time of switching operation from standby or asynchronous to synchronous operation, it has set a delay time approx $5\mu\text{s}$ to $10\mu\text{s}$ in order to prevent malfunctions. (Fig. 3.)




Fig. 3. Switching Operation by External Synchronized Clock

■ Application Information

● Inductors

Because a large current flows to the inductor, you should select the inductor with the large current capacity not to saturate. Optimized inductor value is determined by the input voltage and output voltage.

Reducing L decreases the size of the inductor. However a peak current increases and adversely affects the efficiency. (Fig. 4.)

Moreover, you should be aware that the output current is limited because it becomes easy to operating to the overcurrent limit.

The peak current is decided the following formula.

$$\Delta I_L = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{L \times V_{IN} \times f_{OSC}} \text{ [A]}$$

$$I_{pk} = I_{OUT} + \frac{\Delta I_L}{2} \text{ [A]}$$




Fig. 4. Inductor Current State Transition (Continuous Conduction Mode)

■ Application Information (Continued)

● Input Capacitor

Transient current flows into the input section of a switching regulator responsive to frequency. If the power supply impedance provided to the power supply circuit is large, it will not be possible to take advantage of the NJW4170 performance due to input voltage fluctuation. Therefore insert an input capacitor as close to the MOSFET as possible. A ceramic capacitor is the optimal for input capacitor.

The effective input current can be expressed by the following formula.

$$I_{\text{RMS}} = I_{\text{OUT}} \times \frac{\sqrt{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}}{V_{\text{IN}}} \text{ [A]}$$

In the above formula, the maximum current is obtained when $V_{\text{IN}} = 2 \times V_{\text{OUT}}$, and the result in this case is

$$I_{\text{RMS}} = I_{\text{OUT (MAX)}} \div 2.$$

When selecting the input capacitor, carry out an evaluation based on the application, and use a capacitor that has adequate margin.

● Output Capacitor

An output capacitor stores power from the inductor, and stabilizes voltage provided to the output. Because NJW4170 corresponds to the output capacitor of low ESR, the ceramic capacitor is the optimal for compensation.

In addition, you should consider varied characteristics of capacitor (a frequency characteristic, a temperature characteristic, a DC bias characteristic and so on) and unevenness peculiar to a capacitor supplier enough.

Therefore when selecting a capacitors, you should confirm the characteristics with supplier datasheets.

When selecting an output capacitor, you must consider Equivalent Series Resistance (ESR) characteristics, ripple current, and breakdown voltage.

The output ripple noise can be expressed by the following formula.

$$V_{\text{ripple(p-p)}} = \Delta I_{\text{L}} \times \left(\text{ESR} + \frac{1}{8 \times f_{\text{OSC}} \times C_{\text{OUT}}} \right) \text{ [V]}$$

The effective ripple current that flows in a capacitor (I_{rms}) is obtained by the following equation.

$$I_{\text{rms}} = \frac{\Delta I_{\text{L}}}{2\sqrt{3}} \text{ [Arms]}$$

■ Application Information (Continued)

● Catch Diode

When the switch element is in OFF cycle, power stored in the inductor flows via the catch diode to the output capacitor. Therefore during each cycle current flows to the diode in response to load current. Because diode's forward saturation voltage and current accumulation cause power loss, a Schottky Barrier Diode (SBD), which has a low forward saturation voltage, is ideal.

An SBD also has a short reverse recovery time. If the reverse recovery time is long, through current flows when the switching transistor transitions from OFF cycle to ON cycle. This current may lower efficiency and affect such factors as noise generation.

● Setting Output Voltage, Compensation Capacitor

The output voltage V_{OUT} is determined by the relative resistances of R1, R2. The current that flows in R1, R2 must be a value that can ignore the bias current that flows in ERAMP.

$$V_{OUT} = \left(\frac{R2}{R1} + 1 \right) \times V_B \text{ [V]}$$

The zero points are formed with R2 and C_{FB} , and it makes for the phase compensation of NJW4170. The zero point is shown the following formula.

$$f_{z1} = \frac{1}{2 \times \pi \times R2 \times C_{FB}} \text{ [Hz]}$$

You should set the zero point as a guide from 60kHz to 80kHz.

■ Application Information (Continued)

● Board Layout

In the switching regulator application, because the current flow corresponds to the oscillating frequency, the substrate (PCB) layout becomes an important.

You should attempt the transition voltage decrease by making a current loop area minimize as much as possible. Therefore, you should make a current flowing line thick and short as much as possible. Fig.5. shows a current loop at step-down converter. Especially, should lay out high priority the loop of C_{IN} -SW-SBD that occurs rapid current change in the switching. It is effective in reducing noise spikes caused by parasitic inductance.




Fig. 5. Current Loop at Buck Converter

Concerning the GND line, it is preferred to separate the power system and the signal system, and use single ground point.

The voltage sensing feedback line should be as far away as possible from the inductance. Because this line has high impedance, it is laid out to avoid the influence noise caused by flux leaked from the inductance.

Fig. 6. shows example of wiring at buck converter. Fig. 7 shows the PCB layout example.





Fig. 6. Board Layout at Buck Converter

■ Application Information (Continued)



Connect Signal GND line and Power GND line on backside pattern

Fig. 7. Layout Example (upper view)

■ Calculation of Package Power

A lot of the power consumption of buck converter occurs from the internal switching element (Power MOSFET). Power consumption of NJW4170 is roughly estimated as follows.

$$\begin{aligned} \text{Input Power:} & \quad P_{\text{IN}} = V_{\text{IN}} \times I_{\text{IN}} \quad [\text{W}] \\ \text{Output Power:} & \quad P_{\text{OUT}} = V_{\text{OUT}} \times I_{\text{OUT}} \quad [\text{W}] \\ \text{Diode Loss:} & \quad P_{\text{DIODE}} = V_{\text{F}} \times I_{\text{L(avg)}} \times \text{OFF duty} \quad [\text{W}] \\ \text{NJW4170 Power Consumption:} & \quad P_{\text{LOSS}} = P_{\text{IN}} - P_{\text{OUT}} - P_{\text{DIODE}} \quad [\text{W}] \end{aligned}$$

Where:

V_{IN}	: Input Voltage for Converter	I_{IN}	: Input Current for Converter
V_{OUT}	: Output Voltage of Converter	I_{OUT}	: Output Current of Converter
V_{F}	: Diode's Forward Saturation Voltage	$I_{\text{L(avg)}}$: Inductor Average Current
OFF duty	: Switch OFF Duty		

Efficiency (η) is calculated as follows.

$$\eta = (P_{\text{OUT}} \div P_{\text{IN}}) \times 100 \quad [\%]$$


You should consider temperature derating to the calculated power consumption: P_{D} .

You should design power consumption in rated range referring to the power dissipation vs. ambient temperature characteristics.

■ Application Design Examples

● Buck Converter Application Circuit



IC : NJW4170U2
 Input Voltage : $V_{IN}=12V$
 Output Voltage : $V_{OUT}=5V$
 Output Current : $I_{OUT}=1A$
 Oscillating frequency : A version $f_{OSC}=2.4MHz$
 : B version $f_{OSC}=2.1MHz$





Reference	Qty.	Part Number	Description	Manufacturer
IC	1	NJW4170U2	Internal 1A MOSFET SW.REG. IC	New JRC
L	1	VLF504015MT-3R3M	Inductor 3.3µH, 2.33A	TDK
SBD	1	CMS16	Schottky Diode 40V, 3A	Toshiba
C _{IN}	1	UMK325BJ106MM	Ceramic Capacitor 3225 10µF, 50V, X5R	Taiyo Yuden
C _{OUT}	1	GRM31CB30J226ME18	Ceramic Capacitor 3216 22µF, 6.3V, B	Murata
C _{FB}	1	120pF	Ceramic Capacitor 1608 120pF, 50V, CH	Std.
R1	1	3kΩ	Resistor 1608 3kΩ, ±1%, 0.1W	Std.
R2	1	16kΩ	Resistor 1608 16kΩ, ±1%, 0.1W	Std.

Application Characteristics

- A version



- B version



MEMO

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.