## onsemi

## NCP451

The NCP451 is a very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, due to a current consumption optimization with NMOS structure, leakage currents are eliminated by isolating connected IC on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output rail.


Proposed in a wide input voltage range from 0.75 V to 5.5 V, in a small 0.9 x 1.4 mm WLCSP6, pitch 0.5 mm.

#### Features

- 0.75 V 5.5 V Operating Range
- $12 \text{ m}\Omega \text{ N}$  MOSFET from 3.6 V to 5.5 V
- 13 m $\Omega$  N MOSFET from 1 V to 3.3 V
- DC Current Up to 3 A
- Output Auto-Discharge
- Active High EN Pin
- WLCSP6 0.9 x 1.4 mm
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant


#### **Typical Applications**

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices




- Y = Year
- W = Work Week
- = Pb-Free Package





#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 10 of this data sheet.






#### **PIN FUNCTION DESCRIPTION**

Pin Name	Pin Number	Туре	Description
IN	A2, B2	POWER	Load-switch input voltage; connect a 1 $\mu F$ or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	C1	POWER	Ground connection.
EN	C2	INPUT	Enable input, logic high turns on power switch.
OUT	A1, B1	OUTPUT	Load-switch output; connect a 1 $\mu\text{F}$ ceramic capacitor from OUT to GND as close as possible to the IC is recommended.

#### **BLOCK DIAGRAM**





#### MAXIMUM RATINGS

Symbol	Rating	Value	Unit
IN, OUT, EN, Pins: (Note 1)	V <sub>EN,</sub> V <sub>IN,</sub> V <sub>OUT</sub>	-0.3 to + 7.0	V
From IN to OUT Pins: Input/Output (Note 1)	V <sub>IN,</sub> V <sub>OUT</sub>	0 to + 7.0	V
Human Body Model (HBM) ESD Rating are (Notes 1 and 2)	ESD HBM	1.5	kV
Machine Model (MM) ESD Rating are (Notes 1 and 2)	ESD MM	250	V
Charge Device Model (CDM) ESD Rating are (Notes 1 and 2)	ESD CDM	2000	V
Latch-up protection (Note 3) -Pins IN, OUT, EN	LU	100	mA
Maximum Junction Temperature	TJ	-40 to + 125	°C
Storage Temperature Range	T <sub>STG</sub>	-40 to + 150	°C
Moisture Sensitivity (Note 4)	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. According to JEDEC standard JESD22-A108.

 This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±1.5 kV per JEDEC standard: JESD22–A114 for all pins. Machine Model (MM) ±250 V per JEDEC standard: JESD22-A115 for all pins. Charge Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22-C101 for all pins.

Latchup Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
 Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J–STD–020.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	Operational Power Supply		0.75		5.5	V
V <sub>EN</sub>	Enable Voltage		0		5.5	V
T <sub>A</sub>	Ambient Temperature Range		-40	25	+85	°C
TJ	Junction Temperature Range		-40	25	+125	°C
C <sub>IN</sub>	Decoupling input capacitor		1			μF
C <sub>OUT</sub>	Decoupling output capacitor		0.1			μF
$R_{\theta JA}$	Thermal Resistance Junction to Air	(Note 5)		100		°C/W
I <sub>OUT</sub>	Maximum DC current				3	A
PD	Power Dissipation Rating (Note 6)	Over temperature		0.315		W

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 5. The  $R_{\theta JA}$  is dependent of the PCB heat dissipation and thermal via.

6. The maximum power dissipation ( $P_D$ ) is given by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \frac{\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{JA}}}$$


ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T <sub>A</sub> between -40°C to +85°C for V <sub>IN</sub> between 0.75 V to 5.0 V	/
(Unless otherwise noted). Typical values are referenced to $T_A = +25$ °C and $V_{IN} = 3.6$ V (Unless otherwise noted).	

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
POWER S	WITCH						
			$I_{OUT}$ = 200 mA, $T_A$ = 25°C		12	20	
		V <sub>IN</sub> = 5 V	T <sub>J</sub> = 125°C			25	
			I <sub>OUT</sub> = 200 mA, T <sub>A</sub> = 25°C		12	20	
		V <sub>IN</sub> = 3.6 V	T <sub>J</sub> = 125°C			25	
			I <sub>OUT</sub> = 200 mA, T <sub>A</sub> = 25°C		13	24	
		V <sub>IN</sub> = 3.3 V	T <sub>J</sub> = 125°C			28	
_	Static drain-source on-state		I <sub>OUT</sub> = 200 mA, T <sub>A</sub> = 25°C		13	24	
R <sub>DS(on)</sub>	resistance	V <sub>IN</sub> = 2.5 V	T <sub>J</sub> = 125°C			28	mΩ
			I <sub>OUT</sub> = 200 mA, T <sub>A</sub> = 25°C		13	24	
		V <sub>IN</sub> = 1.8 V	T <sub>J</sub> = 125°C			28	-
			I <sub>OUT</sub> = 200 mA, T <sub>A</sub> = 25°C		13	24	
		V <sub>IN</sub> = 1.0 V	T <sub>J</sub> = 125°C			28	
		V <sub>IN</sub> = 0.75 V	I <sub>OUT</sub> = 200 mA, T <sub>A</sub> = 25°C		15	28	
			T <sub>J</sub> = 125°C			35	
Rdis	Output discharge path	EN = low	NCP451		1.2	1.7	MΩ
			NCP451A		1.0	1.7	kΩ
VIH	High-level input voltage			0.8			
V <sub>IL</sub>	Low-level input voltage					0.4	V
I <sub>EN</sub>	EN pin leakage current	V <sub>IN</sub> = 3.6 V				0.1	μA
QUIESCEN	IT CURRENT				1		
Istd	Standby current	V <sub>IN</sub> = 4.2 V	EN = low, No load		0.9	2	μA
lq	Quiescent current	$\begin{array}{c} V_{IN} = 3.6 \ V \\ V_{IN} = 2.5 \ V \\ V_{IN} = 1.8 \ V \\ V_{IN} = 1.2 \ V \\ V_{IN} = 1.0 \ V \\ V_{IN} = 0.75 \ V \end{array}$	EN = high, No load (Note 7)		8	15	μΑ
TIMINGS							
T <sub>EN</sub>	Enable time		R <sub>L</sub> = 25 Ω, C <sub>OUT</sub> = 1 $\mu$ F		600		
T <sub>R</sub>	Output rise time	V <sub>IN</sub> = 3.6 V	R <sub>L</sub> = 25 Ω, C <sub>OUT</sub> = 1 μF		800		1
T <sub>ON</sub>	ON time (T <sub>EN +</sub> T <sub>R)</sub>	(Note 8)	$R_L$ = 25 Ω, $C_{OUT}$ = 1 μF		1400		μs
T <sub>F</sub>	Output fall time		R <sub>L</sub> = 25 Ω, C <sub>OUT</sub> = 1 μF		55		
TIMINGS		•	•				
Т	Enable time		B. 10.0 Cours 0.1 #E		540		I

T <sub>EN</sub>	Enable time		$R_L$ = 10 Ω, $C_{OUT}$ = 0.1 μF	540	
Τ <sub>R</sub>	Output rise time	V <sub>IN</sub> = 3.6 V	$R_L$ = 10 $\Omega$ , $C_{OUT}$ = 0.1 $\mu$ F	670	
T <sub>ON</sub>	ON time (T <sub>EN +</sub> T <sub>R)</sub>	(Note 8)	$R_L$ = 10 Ω, $C_{OUT}$ = 0.1 μF	1210	μs
Τ <sub>F</sub>	Output fall time		$R_L$ = 10 $\Omega$ , $C_{OUT}$ = 0.1 $\mu$ F	2.5	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics for the listed test conditions, 7. Production tested at  $V_{IN} = 3.6 V$ . 8. Parameters are guaranteed for  $C_{LOAD}$  and  $R_{LOAD}$  connected to the OUT pin with respect to the ground








#### **ELECTRICAL CURVES**



#### **ELECTRICAL CURVES**



#### FUNCTIONAL DESCRIPTION

#### Overview

The NCP451 is a high side N channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a wide range of battery from 0.75 V to 5.5 V.

#### Enable Input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing N-MOSFET switch off.

The IN/OUT path is activated with a minimum of Vin of 0.75 V and EN forced to high level.

#### Auto Discharge

N-MOSFET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

#### **Power Dissipation**

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

	$P_{D} = R_{DS(on)} \times \left(I_{OUT}\right)^2$
P <sub>D</sub>	= Power dissipation (W)
R <sub>DS(on)</sub>	= Power MOSFET on resistance ( $\Omega$ )
I <sub>OUT</sub>	= Output current (A)
	$T_{J} = P_{D} \times R_{\thetaJA} + T_{A}$
T <sub>J</sub>	= Junction temperature (°C)
$R_{\theta JA}$	= Package thermal resistance (°C/W)
T <sub>A</sub>	= Ambient temperature (°C)

#### PCB Recommendations

The NCP451 integrates an up to 3 A rated NMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{\theta JA}$  of the package can be decreased, allowing higher power dissipation.

Routing example: 2 oz, 4 layers with vias across 2 internal inners.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and  $V_{IN} > 0.75$  V.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at R<sub>DIS</sub>.

#### C<sub>IN</sub> and C<sub>OUT</sub> Capacitors

IN and OUT, 1  $\mu$ F, at least, capacitors must be placed as close as possible the part to for stability improvement.

#### **APPLICATION INFORMATION**




Figure 11.

Example of application definition.

$$T_{J} - T_{A} = R_{\theta JA} \times R_{DS(on)} \times I^{2}$$

T<sub>J</sub>: junction temperature.

T<sub>A</sub>: ambient temperature.

Rtheta= Thermal resistance between IC and air, through PCB.

R<sub>DS(on)</sub>: intrinsic resistance of the IC MOSFET. I: load DC current.

Taking into account of Rtheta obtain with:

1 oz, 2 layers: 100°C/W.

At 3 A, 25°C ambient temperature,  $R_{DS(on)}$  20 m $\Omega$  @  $V_{IN}$  5 V, the junction temperature will be:

$$T_{J} - T_{A} = Rtheta \times P_{D} = 25 + (0.02 \times 3^{3}) \times 100 = 43^{\circ}C$$

Taking into account of Rtheta obtain with:

2 oz, 4 layers: 60°C/W.

At 3 A, 65°C ambient temperature,  $R_{DS(on)}$  24 m $\Omega$  @  $V_{IN}$  5 V, the junction temperature will be:

 $\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + \mathsf{R}\mathsf{theta} \times \mathsf{P}_\mathsf{D} = \mathbf{65} + \left(\mathbf{0.024} \times \mathbf{3^2}\right) \times \mathbf{60} = \mathbf{78^\circ C}$ 




Figure 12. Demoboard PCB Top View






Figure 13. Demoboard PCB Top View





#### **BILL OF MATERIAL**

Quantity	Reference Scheme	Part Description	Part Number	Manufacturer
2	IN, OUT	Socket, 4mm, metal, PK5	B010	HIRSCHMANN
3	IN_2, OUT_2, , EN	HEADER200	2.54 mm, 77313-101-06LF	FC
3	C1, C2	1uF	GRM155R70J105KA12#	Murata
1	D1, D2	TVS (not mounted)	ESD9x	onsemi
2	GND2,GND	GND JUMPER	D3082F05	Harvin
2	R2, R3	Resistor 100k 0603	MC 0.063 0603 1% 100K	MULTICOMP
1	U1	Load switch	NCP451	onsemi

#### **ORDERING INFORMATION**

Device	Marking	Option	Package*	Shipping <sup>†</sup>
NCP451FCT2G	451	Auto Discharge 1.2 M $\Omega$	Case 499BR (Pb-Free)	3000 / Tape & Reel
NCP451AFCT2G	51A	Auto Discharge 1.0 kΩ	Case 567KB* (Pb-Free)	3000 / Tape & Reel
NCP451AFCT2GA	51A	Auto Discharge 1.0 kΩ	Case 567KB* (Pb–Free)	3000 / Tape & Reel

For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*UBM = 190 μm

#### WLCSP6, 1.40x0.90x0.521 CASE 499BR **ISSUE B** DATE 07 JUN 2022 NDTES: Α DIMENSIONING AND TOLERANCING PER 1. В PIN 1 ASME Y14.5M, 2009. REFERENCE CONTROLLING DIMENSION: MILLIMETERS 2. DIMENSION & IS MEASURED AT THE З. 2X 0.25 C MAXIMUM SOLDER BALL DIAMETER 2X 0.25 C PARALLEL TO DATUM C. 4. COPLANARITY APPLIES TO THE TOP VIEW SPHERICAL CROWNS OF THE SOLDER BALLS. DETAIL A 5. DATUM C, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. // 0.10 C MILLIMETERS $\overline{\mathbf{O}}$ DIM SEATING ⊇|0.05|C MIN. NDM. MAX. PLANE С А 0.476 0.521 0.566 SIDE VIEW Α1 0.141 0.161 0.181 A2 0.335 0.360 0.385 re/2 b 0.191 0.211 0.231 Ð L \_ D 1.40 BSC e Ġ Ð Ε 0,90 BSC DETAIL Α 6X k SCALE 1:3 e 0.50 BSC 0.05 (M) C A B Φ 0.03 M C 0.50 PITCH BOTTOM VIEW 0.50 PITCH Ð Φ Ο PACKAGE Ō Ð Ð DUTLINE A1 GENERIC L6X Ø0.25 **MARKING DIAGRAM\*** RECOMMENDED XXXX-MOUNTING FOOTPRINT\* AYWW For additional information on our Pb-Free the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D. XXX = Specific Device Code А = Assembly Location Y = Year WW = Work Week = Pb-Free Package \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98AON84803E	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WLCSP6, 1.40X0.90x0.521		PAGE 1 OF 1			
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation						

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

DUSEM

# ONSEM<sup>1</sup>.



DOCUMENT NUMBER:	98AON85977F	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WLCSP6 1.40x0.90x0.516	516 PAGE 1 O				

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative