









TMUX6121, TMUX6122, TMUX6123 SCDS398A - DECEMBER 2018 - REVISED JULY 2022

# TMUX612x ±16.5-V, Low-Capacitance, Low-Leakage-Current, **Precision, Dual SPST Switches**

#### 1 Features

- Wide supply range: ±5 V to ±16.5 V (dual) or 10 V to 16.5 V (single)
- Latch-up performance meets 100 mA per JESD78 Class II Level A on all pins
- Low on-capacitance: 4.2 pF
- Low input leakage: 0.5 pA
- Low charge injection: 0.51 pC
- Rail-to-rail operation
- Low on-resistance: 120  $\Omega$
- Fast switch turn-on time: 68 ns
- Break-before-make switching (TMUX6123)
- SELx pin connectable to V<sub>DD</sub> with integrated pull-
- Logic levels: 2 V to V<sub>DD</sub>
- Low supply current: 16 µA
- Human Body Model (HBM) ESD protection: ± 2 kV on all pins
- Industry-standard VSSOP package

### 2 Applications

- Factory automation and industrial process controls
- Programmable logic controllers (PLC)
- Analog input modules
- ATE test equipment
- Digital multimeters
- Battery monitoring systems

### 3 Description

The TMUX6121, TMUX6122, and TMUX6123 are modern complementary metal-oxide semiconductor (CMOS) devices that have two independently selectable single-pole, single-throw (SPST) switches. The devices work well with dual supplies (±5 V to  $\pm 16.5$  V), a single supply (10 V to 16.5 V), or asymmetric supplies. All digital inputs have transistortransistor logic (TTL) compatible thresholds, ensuring both TTL and CMOS logic compatibility.


The switches are turned on with Logic 1 on the digital control inputs in the TMUX6121. Logic 0 is required to turn on switches in the TMUX6122. The TMUX6123 has one switch with similar digital control logic to the TMUX6121 while the logic is inverted on the other switch. The TMUX6123 exhibits break-before-make switching, allowing the device to be used in the crosspoint switching application.


The TMUX6121, TMUX6122, and TMUX6123 are part of the precision switches and multiplexers family of devices. The devices have very low leakage current and low charge injection, allowing them to be used in high-precision measurement applications. Low supply current of 16 µA enables the device usage in portable applications.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX6121		
TMUX6122	VSSOP (10)	3.00 mm × 3.00 mm
TMUX6123		

For all available packages, see the package option addendum at the end of the data sheet.







ALL SWITCHES SHOWN FOR A LOGIC 0 INPUT

#### Simplified Schematic



### **Table of Contents**

1 Features1	8.3 Feature Description	.18
2 Applications 1	8.4 Device Functional Modes	
3 Description1	9 Application and Implementation	. 21
4 Revision History2	9.1 Application Information	. 21
5 Pin Configuration and Functions3	9.2 Typical Application	. 21
6 Specifications4	10 Power Supply Recommendations	.23
6.1 Absolute Maximum Ratings4	11 Layout	. 23
6.2 ESD Ratings4	11.1 Layout Guidelines	
6.3 Thermal Information4	11.2 Layout Example	
6.4 Recommended Operating Conditions5	12 Device and Documentation Support	.24
6.5 Electrical Characteristics (Dual Supplies: ±15 V)5	12.1 Documentation Support	. 24
6.6 Switching Characteristics (Dual Supplies: ±15 V)6	12.2 Receiving Notification of Documentation Updates.	.24
6.7 Electrical Characteristics (Single Supply: 12 V)6	12.3 Support Resources	. 24
6.8 Switching Characteristics (Single Supply: 12 V)7	12.4 Trademarks	
7 Parameter Measurement Information12	12.5 Electrostatic Discharge Caution	.24
7.1 Truth Tables12	12.6 Glossary	.24
8 Detailed Description13	13 Mechanical, Packaging, and Orderable	
8.1 Overview13	Information	. 24
8.2 Functional Block Diagram18		

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision \* (December 2018) to Revision A (July 2022)

Page

• Updated the numbering format for tables, figures, and cross-references throughout the document......1



## **5 Pin Configuration and Functions**




Figure 5-1. DGS Package, 10-Pin VSSOP (Top View)

**Table 5-1. Pin Functions** 

PIN TYPE(1)			DESCRIPTION
NAME	NO.	IYPE(')	DESCRIPTION
SEL1	1	1	Logic control input 1.
S1	2	I/O	Source pin 1. Can be an input or output.
D1	3	I/O	Drain pin 1. Can be an input or output.
D2	4	I/O	Drain pin 2. Can be an input or output.
S2	5	I/O	Source pin 2. Can be an input or output.
V <sub>SS</sub>	6	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.
NC	7	No Connect	No internal connection.
GND	8	Р	Ground (0 V) reference.
V <sub>DD</sub>	9	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu F$ to 10 $\mu F$ between $V_{DD}$ and GND.
SEL2	10	I	Logic control input 2.

<sup>(1)</sup> I = input, O = output, P = power



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>DD</sub> to V <sub>SS</sub>			36	V
V <sub>DD</sub> to GND	Supply voltage	-0.3	18	V
V <sub>SS</sub> to GND		-18	0.3	V
V <sub>DIG</sub>	Digital input pin (SEL1, SEL2) voltage	GND -0.3	V <sub>DD</sub> +0.3	V
I <sub>DIG</sub>	Digital input pin (SEL1, SEL2) current	-30	30	mA
V <sub>ANA_IN</sub>	Analog input pin (Sx) voltage	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
I <sub>ANA_IN</sub>	Analog input pin (Sx) current	-30	30	mA
V <sub>ANA_OUT</sub>	Analog output pin (Dx) voltage	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
I <sub>ANA_OUT</sub>	Analog output pin (Dx) current	-30	30	mA
T <sub>A</sub>	Ambient temperature	-55	140	°C
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	,  -, , , , , , , , , , , , , , , , , ,	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Thermal Information

		TMUX6121/ TMUX6122/ TMUX6123	
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	UNIT
		10 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	180.7	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	66.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	103.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	11.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	101.3	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **6.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> to V <sub>SS</sub> <sup>(1)</sup>	Power supply voltage differential	10	33	V
V <sub>DD</sub> to GND	Positive power supply voltage (singlle supply, V <sub>SS</sub> = 0 V)	10	16.5	V
V <sub>DD</sub> to GND	Positive power supply voltage (dual supply)	5	16.5	V
V <sub>SS</sub> to GND	Negative power supply voltage (dual supply)	-16.5	<b>–</b> 5	V
Vs	Source pins voltage <sup>(2)</sup>	V <sub>SS</sub>	$V_{DD}$	V
V <sub>D</sub>	Drain pin voltage	V <sub>SS</sub>	$V_{DD}$	V
V <sub>SEL</sub>	Select pin (SEL1, SEL2) voltage	V <sub>SS</sub>	$V_{DD}$	V
I <sub>CH</sub>	Channel current (T <sub>A</sub> = 25°C)	-25	25	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

<sup>(1)</sup>  $V_{DD}$  and  $V_{SS}$  can be any value as long as 10 V  $\leq$  ( $V_{DD} - V_{SS}$ )  $\leq$  33 V.

## 6.5 Electrical Characteristics (Dual Supplies: ±15 V)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
ANALOG S	SWITCH						
V <sub>A</sub>	Analog signal range	T <sub>A</sub> = -40°C to +125°C	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V <sub>SS</sub>		$V_{DD}$	V
		V <sub>S</sub> = 0 V, I <sub>S</sub> = 1 mA			120	135	Ω
Б	On marintana				140	165	Ω
K <sub>ON</sub>	On-resistance	$V_S = \pm 10 \text{ V}, I_S = 1 \text{ mA}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			210	Ω
RON  ARON  RON_FLAT  RON_DRIFT  IS(OFF)  ID(OFF)  ID(ON)  DIGITAL INP			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			245	Ω
					2.4	6	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$V_S = \pm 10 \text{ V}, I_S = 1 \text{ mA}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			9	Ω
	DOLWOON CHANNES		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			11	Ω
					22	45	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$V_S = -10 \text{ V}, 0 \text{ V}, +10 \text{ V}, I_S$ = 1 mA	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			47	Ω
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			49	Ω
R <sub>ON_DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V			0.5		%/°C
	Source off leakage current <sup>(1)</sup>	Switch state is off, V <sub>S</sub> = +10 V/ -10 V, V <sub>D</sub> = -10 V/ + 10 V		-0.02	0.005	0.02	nΑ
I <sub>S(OFF)</sub>			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-0.12		0.05	nΑ
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-1		0.2	nΑ
I <sub>S(OFF)</sub>		Switch state is off, V <sub>S</sub> =		-0.02	0.005	0.02	nA
$I_{D(OFF)}$	Drain off leakage current <sup>(1)</sup>	+10 V/ -10 V, V <sub>D</sub> = -10 V/	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-0.12		0.05	nA
		+10 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-1		0.2	nA
		Switch state is on, V <sub>S</sub> =		-0.04	0.01	0.04	nΑ
$I_{D(ON)}$	Drain on leakage current	+10 V/ -10 V, V <sub>D</sub> = -10 V/	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-0.25		0.1	nA
		+10 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-1.8		0.4	nA
DIGITAL IN	PUT (SELx pins)						
V <sub>IH</sub>	Logic voltage high			2			V
V <sub>IL</sub>	Logic voltage low					0.8	V
R <sub>PD(IN)</sub>	Pull-down resistance on INx pins				6		МΩ
POWER SU	JPPLY		I			]	

<sup>(2)</sup> V<sub>S</sub> is the voltage on both S pins.



### 6.5 Electrical Characteristics (Dual Supplies: ±15 V) (continued)

at  $T_A$  = 25°C,  $V_{DD}$  = 15 V, and  $V_{SS}$  = -15 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
					16	21	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_A = 0 \text{ V or } 3.3 \text{ V, } V_S = 0 \text{ V}$	$T_A = -40$ °C to +85°C			22	μA
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			23	μA
		V <sub>A</sub> = 0 V or 3.3 V, V <sub>S</sub> = 0 V			7	10	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			11	μA
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			12	μA

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, and vice versa.

### 6.6 Switching Characteristics (Dual Supplies: ±15 V)

at  $T_A$  = 25°C,  $V_{DD}$  = 15 V, and  $V_{SS}$  = -15 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_S$ = ±10 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF		68	86	ns
t <sub>ON</sub>	Switch turn-on time	$V_S$ = ±10 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = –40°C to +85°C			110	ns
		$V_S$ = ±10 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = $-40^{\circ}C$ to +125°C			86 110 121 76 82 85 2.5 2.6	ns
		$V_S$ = ±10 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF		57	76	ns
t <sub>OFF</sub>	Switch turn-off time	$V_S$ = ±10 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = $-40^{\circ}C$ to +85°C		82	ns	
		$V_{S}$ = ±10 V, $R_{L}$ = 300 $\Omega$ , $C_{L}$ = 35 pF, $T_{A}$ = $-40^{\circ}C$ to +125°C			85	ns
t <sub>BBM</sub>	Break-before-make time delay (TMUX6123 Only)	$V_S$ = 10 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = –40°C to +125°C	20	40		ns
QJ	Charge injection	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$		0.51		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$		-85		dB
X <sub>TALK</sub>	Channel-to-channel crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$		-110		dB
IL	Insertion loss	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz		-7.7		dB
ACPSRR	AC Power Supply Rejection	$R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, $V_{PP}$ = 0.62 V on $V_{DD}$ , f= 1 MHz		<b>–</b> 61		dB
ACPORK	Ratio	$R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, $V_{PP}$ = 0.62 V on $V_{SS}$ , f= 1 MHz		<b>–61</b>		dB
BW	−3 dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$		630		MHz
THD	Total harmonic distortion + noise	$R_L = 10 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , $f = 20 \text{ Hz}$ to $20 \text{ kHz}$		0.08		%
C <sub>IN</sub>	Digital input capacitance	V <sub>SELx</sub> = 0 V or V <sub>DD</sub>		1.2		pF
C <sub>S(OFF)</sub>	Source off-capacitance	V <sub>S</sub> = 0 V, f = 1 MHz		1.9	2.5	pF
C <sub>D(OFF)</sub>	Drain off-capacitance	V <sub>S</sub> = 0 V, f = 1 MHz		2.2	2.6	pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	Source and drain on- capacitance	V <sub>S</sub> = 0 V, f = 1 MHz		4.2	5	pF

## 6.7 Electrical Characteristics (Single Supply: 12 V)

at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 12 \text{ V}$ , and  $V_{SS} = 0 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST	TEST CONDITIONS		TYP	MAX	UNIT
ANALOG SWITCH							
V <sub>A</sub>	Analog signal range	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	T <sub>A</sub> = -40°C to +125°C			$V_{DD}$	V
					230	265	Ω
R <sub>ON</sub>	On-resistance	$V_S = 10 \text{ V}, I_S = 1 \text{ mA}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			355	Ω
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			405	Ω

### 6.7 Electrical Characteristics (Single Supply: 12 V) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 12$  V, and  $V_{SS} = 0$  V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
					1	9	Ω
ΔR <sub>ON</sub>	On-resistance mismatch between channels	V <sub>S</sub> = 10 V, I <sub>S</sub> = 1 mA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			12	Ω
	between charmers		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			1 9 12 14 0.48 0.005 0.02 0.04 0.13 0.005 0.02 0.04 0.13 0.001 0.04 0.08 0.25  0.8 6	Ω
R <sub>ON_DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V			0.48		%/°C
				-0.02	0.005	0.02	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off, $V_S = 10$ V/ 1 V, $V_D = 1$ V/ 10 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.08		0.04	nA
		V/ 1 V, V <sub>D</sub> = 1 V/ 10 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-0.75		0.13	nA
				-0.02	0.005	0.02	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off, $V_S = 10$ V/ 1 V, $V_D = 1$ V/ 10 V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-0.08		0.04	nA
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-0.75		0.13	nA
				-0.04	0.01	01 0.04	nA
$I_{D(ON)}$	Drain on leakage current	Switch state is on, $V_S$ = floating, $V_D$ = 1 V/ 10 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.16		0.08	nA
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-1.5		0.25	nA
DIGITAL IN	IPUT (SELx pins)						
V <sub>IH</sub>	Logic voltage high			2			V
V <sub>IL</sub>	Logic voltage low					0.8	V
R <sub>PD(IN)</sub>	Pull-down resistance on INx pins				6		МΩ
POWER SI	JPPLY					'	
			V <sub>A</sub> = 0 V or 3.3 V, V <sub>S</sub> = 0 V		11	14	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_A = 0 \text{ V or } 3.3 \text{ V, } V_S = 0 \text{ V}$	V <sub>A</sub> = 0 V or 3.3 V, V <sub>S</sub> = 0 V			16	μA
			V <sub>A</sub> = 0 V or 3.3 V, V <sub>S</sub> = 0 V			17	μA

<sup>(1)</sup> When  $V_{\mbox{\scriptsize S}}$  is positive,  $V_{\mbox{\scriptsize D}}$  is negative, and vice versa.

# 6.8 Switching Characteristics (Single Supply: 12 V)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_S$ = 8 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF		74	82	ns
t <sub>ON</sub>	Switch turn-on time	$V_S$ = 8 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = –40°C to +85°C			89	ns
		$V_S$ = 8 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = –40°C to +125°C			93	ns
		$V_S$ = 8 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF		56	75	ns
t <sub>OFF</sub> Swi	Switch turn-off time	$V_S$ = 8 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = $-40^{\circ}C$ to +85°C			83	ns
		$V_S$ = 8 V, $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF, $T_A$ = –40°C to +125°C			85	ns
t <sub>BBM</sub>	Break-before-make time delay (TMUX6123 only)	$V_{S}$ = 8 V, $R_{L}$ = 300 $\Omega$ , $C_{L}$ = 35 pF, $T_{A}$ = $-40^{\circ}C$ to +125°C	20	37		ns
QJ	Charge injection	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$		0.14		рC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$		-85		dB
X <sub>TALK</sub>	Channel-to-channel crosstalk	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz		-115		dB
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$		-15		dB
ACPSRR	AC Power Supply Rejection Ratio	$R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, $V_{PP}$ = 0.62 V, f= 1 MHz		-61		dB
BW	-3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$		500		MHz




## 6.8 Switching Characteristics (Single Supply: 12 V) (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>IN</sub>	Digital input capacitance	V <sub>IN</sub> = 0 V or V <sub>DD</sub>		1.3		pF
C <sub>S(OFF)</sub>	Source off-capacitance	V <sub>S</sub> = 6 V, f = 1 MHz		2.2	2.8	pF
C <sub>D(OFF)</sub>	Drain off-capacitance	V <sub>S</sub> = 6 V, f = 1 MHz		2.5	2.8	pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	Source and drain on- capacitance	V <sub>S</sub> = 6 V, f = 1 MHz		4.8	6.1	pF




### **Typical Characteristics**






### **Typical Characteristics**





### **Typical Characteristics**





### 7 Parameter Measurement Information

### 7.1 Truth Tables

Table 7-1, Table 7-2, and Table 7-3 show the truth tables for the TMUX6121, TMUX6122, and TMUX6123, respectively.

Table 7-1. TMUX6121 Truth Table

SELx	STATE						
0	All Switch OFF						
1	All Switch ON						

Table 7-2. TMUX6122 Truth Table

SELx	STATE						
0	All Switch ON						
1	All Switch OFF						

Table 7-3. TMUX6123 Truth Table

SELx	STATE
0	Switch 1 OFF Switch 2 ON
1	Switch 1 ON Switch 2 OFF

Submit Document Feedback



### 8 Detailed Description

#### 8.1 Overview

The TMUX6121, TMUX6122, and TMUX6123 are 2-channel single-pole/ single-throw (SPDT) switches that support dual supplies (±5 V to ±16.5 V) or single supply (10 V to 16.5 V) operation. Each channel of the switch is turned on or turned off based on the state of its corresponding SELx pin. Section 8.2 provides a top-level block diagram of the switches.

#### 8.1.1 On-Resistance

The on-resistance of the TMUX6121, TMUX6122, and TMUX6123 is the ohmic resistance across the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in Figure 8-1. Voltage (V) and current ( $I_{CH}$ ) are measured using this setup, and  $R_{ON}$  is computed as shown in Equation 1:




Figure 8-1. On-Resistance Measurement Setup

$$R_{ON} = V / I_{CH}$$
 (1)

#### 8.1.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

The setup used to measure both off-leakage currents is shown in Figure 8-2.




Figure 8-2. Off-Leakage Measurement Setup

### 8.1.3 On-Leakage Current

On-leakage current is defined as the leakage current that flows into or out of the drain pin when the switch is in the on state. The source pin is left floating during the measurement. Figure 8-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{D(ON)}$ .




Figure 8-3. On-Leakage Measurement Setup

#### 8.1.4 Turn-On and Turn-Off Time

Turn-on time is defined as the time taken by the output of the TMUX6121, TMUX6122, and TMUX6123 to rise to a 90% final value after the SELx signal has risen (for NO switches) or fallen (for NC switches) to a 50% final value. Figure 8-4 shows the setup used to measure turn-on time. Turn-on time is denoted by the symbol  $t_{ON}$ .

Turn off time is defined as the time taken by the output of the TMUX6121, TMUX6122, and TMUX6123 to fall to a 10% initial value after the SELx signal has fallen (for NO switches) or risen (for NC switches) to a 50% initial value. Figure 8-4 shows the setup used to measure turn-off time. Turn-off time is denoted by the symbol  $t_{OFF}$ .




Figure 8-4. Transition-Time Measurement Setup

#### 8.1.5 Break-Before-Make Delay

The break-before-make delay is a safety feature of the TMUX6123 switch. The TMUX6123's ON switches first break the connection before the OFF switches make connection. The time delay between the break and the make is known as break-before-make delay. Figure 8-5 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{\rm BBM}$ .




Figure 8-5. Break-Before-Make Delay Measurement Setup

#### 8.1.6 Charge Injection

The TMUX6121, TMUX6122, and TMUX6123 have a simple transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol QINJ. Figure 8-6 shows the setup used to measure charge injection.




Figure 8-6. Charge-Injection Measurement Setup

#### 8.1.7 Off Isolation

Off isolation is defined as the voltage at the drain pin (Dx) of the TMUX6121, TMUX6122, and TMUX6123 when a 1- $V_{RMS}$  signal is applied to the source pin (Sx) of an OFF switch. Figure 8-7 shows the setup used to measure off isolation. Use Equation 2 to compute off isolation.




Figure 8-7. Off Isolation Measurement Setup

Off Isolation = 
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)

#### 8.1.8 Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is defined as the voltage at the source pin (Sx) of an off-channel, when a 1-V<sub>RMS</sub> signal is applied at the source pin (Sx) of an on-channel. Figure 8-8 shows the setup used to measure, and Equation 3 is the equation used to compute, channel-to-channel crosstalk.




Figure 8-8. Channel-to-Channel Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = 
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (3)

#### 8.1.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the TMUX6121, TMUX6122, and TMUX6123. Figure 8-9 shows the setup used to measure bandwidth of the switch. Use Equation 4 to compute the attenuation.




Figure 8-9. Bandwidth Measurement Setup

Attenuation = 
$$20 \cdot \text{Log}\left(\frac{V_2}{V_1}\right)$$
 (4)

#### 8.1.10 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the TMUX6121, TMUX6122, and TMUX6123 varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. Figure 8-10 shows the setup used to measure THD+N of the TMUX6121, TMUX6122, and TMUX6123.




Figure 8-10. THD+N Measurement Setup

## 8.1.11 AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR. Figure 8-11 shows the setup used to measure ACPSRR of the TMUX6121, TMUX6122, and TMUX6123.







Figure 8-11. AC PSRR Measurement Setup

Section 8.2 provides a top-level block diagram of the TMUX6121, TMUX6122, and TMUX6123. The devices are 2-channel, single-ended, analog switches. Each channel is turned on or turned off based on the state of the address lines and enable pin.

### 8.2 Functional Block Diagram



ALL SWITCHES SHOWN FOR A LOGIC 0 INPUT

### 8.3 Feature Description

### 8.3.1 Ultralow Leakage Current

The TMUX6121, TMUX6122, and TMUX6123 provide extremely low on- and off-leakage currents. The devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultralow leakage currents. Figure 8-12 shows typical leakage currents of the devices versus temperature.




Figure 8-12. Leakage Current vs Temperature

#### 8.3.2 Ultralow Charge Injection

The TMUX6121 is implemented with simple transmission gate topology, as shown in Figure 8-13. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 8-13. Transmission Gate Topology

The devices utilize special charge-injection cancellation circuitry that reduces the source (Sx)-to-drain (Dx) charge injection to as low as 0.51 pC at VS = 0 V, as shown in Figure 8-14.




Figure 8-14. Source-to-Drain Charge Injection vs Source or Drain Voltage



#### 8.3.3 Bidirectional and Rail-to-Rail Operation

The TMUX6121, TMUX6122, and TMUX6123 conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel of the switches has very similar characteristics in both directions. The input signal to the devices swings from  $V_{SS}$  to  $V_{DD}$  without any significant degradation in performance. The on resistance of these devices varies with input signal.

#### 8.4 Device Functional Modes

Each channel of the TMUX6121, TMUX6122, and TMUX6123 is turned on or turned off based on the state of its corresponding SELx pin. The SELx pins are weakly pulled-down through an internal 6 M $\Omega$  resistor, allowing the switches to stay in a determined state when power is applies to the devices. The SELx pins can be connected to  $V_{DD}$ .



### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The TMUX6121, TMUX6122, and TMUX6123 offer outstanding input/output leakage currents and ultralow charge injection. These devices operate up to 33 (dual supply) or 16.5 V (single supply), and offer true rail-to-rail input and output. The on-capacitance of the TMUX6121, TMUX6122, and TMUX6123 is low. These features makes the TMUX6121, TMUX6122, and TMUX6123 a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

#### 9.2 Typical Application

One useful application to take advantage of TMUX6121, TMUX6122, and TMUX6123's precision performance is the sample and hold circuit. A sample and hold circuit can be useful for an analog to digital converter (ADC) to sample a varying input voltage with improved reliability and stability. It can also be used to store the output samples from a single digital-to-analog converter (DAC) in a multi-output application. A simple sample and hold circuit can be realized using an analog switch like one of the TMUX6121, TMUX6122, and TMUX6123 analog switches.




Figure 9-1. A Sample and Hold Circuit Realized Using the TMUX611x Analog Switch

#### 9.2.1 Design Requirements

The purpose of this precision design is to implement an optimized 2-output sample and hold circuit using a 4-channel SPST switch. The sample and hold circuit needs to be capable of supporting high voltage output swing up to ± 15 V with minimized pedestal error and fast settling time. The overall system block diagram is shown in Figure 9-1.

#### 9.2.2 Detailed Design Procedure

The TMUX6121, TMUX6122, or TMUX6123 switch is used in conjunction with the voltage holding capacitors  $(C_H)$  to implement the sample and hold circuit. The basic operation is:

- 1. When the switch SW2 is closed, it samples the input voltage and charges the holding capacitors (C<sub>H</sub>) to the input voltages values.
- 2. When the switch SW2 is open, the holding capacitors ( $C_H$ ) holds its previous value, maintaining stable voltage at the amplifier output ( $V_{OUT}$ )

Ideally, the switch delivers only the input signals to the holding capacitors. However, when the switch gets toggled, some amount of charge also gets transferred to the switch output in the form of charge injection, resulting slight sampling error. The TMUX6121, TMUX6122, and TMUX6123 switches have excellent charge injection performance of only 0.51 pC, making them ideal choices for this implementation to minimize sampling error. Due to switch and capacitor leakage current, the voltage on the hold capacitors droops with time. The TMUX6121, TMUX6122, and TMUX6123 minimize the droops due to its ultra-low leakage performance. At 25°C, the TMUX6111, TMUX6112, and TMUX6113 have extremely tiny leakage current at 0.5 pA typical and 20 pA maximum. The TMUX6121, TMUX6122, and TMUX6123 devices also support high voltage capability. The devices support up to  $\pm$  16.5 V dual supply operation, making it an ideal solution in this high voltage sample and hold application.

A second switch SW1 is also included to operate in parallel with SW2 to reduce pedestal error during switch toggling. Because both switches are driven at the same potential, they act as common-mode signal to the op-amp, thereby minimizing the charge injection effects caused by the switch toggling action. Compensation network consisting of  $R_{\rm C}$  and CC is also added to further reduce the pedestal error, whiling reducing the hold-time glitch and improving the settling time of the circuit.

#### 9.2.3 Application Curve

TMUX6121, TMUX6122, and TMUX6123 have excellent charge injection performance of only 0.51 pC (typical), making them ideal choices to minimize sampling error for the sample and hold application. Figure 9-2 shows the plot for the charge injection versus source input voltage for TMUX6121, TMUX6122, and TMUX6123.




Figure 9-2. Charge Injection vs. Source Voltage for TMUX6121, TMUX6122 and TMUX6123

### 10 Power Supply Recommendations

The TMUX6121, TMUX6122, and TMUX6123 operate across a wide supply range of  $\pm 5$  V to  $\pm 16.5$  V (10 V to  $\pm 16.5$  V in single-supply mode). They also perform well with asymmetrical supplies such as  $V_{DD}$  = 12 V and  $V_{SS}$  = -5 V. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at both the  $V_{DD}$  and  $V_{SS}$  pins to ground. Always ensure the ground (GND) connection is established before supplies are ramped. As a best practice, it is recommended to ramp  $V_{SS}$  first before  $V_{DD}$  in dual or asymmetrical supply applications.

The on-resistance of the TMUX6121, TMUX6122, and TMUX6123 varies with supply voltage, as shown in Figure 10-1




Figure 10-1. On-Resistance Variation With Supply and Input Voltage

#### 11 Layout

#### 11.1 Layout Guidelines

Figure 11-1 shows an example of a PCB layout with the TMUX6121, TMUX6122, and TMUX6123.

Some key considerations are:

- 1. Decouple the  $V_{DD}$  and  $V_{SS}$  pins with a 0.1- $\mu$ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the  $V_{DD}$  and  $V_{SS}$  supplies.
- 2. Keep the input lines as short as possible.
- 3. Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- 4. Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

#### 11.2 Layout Example




Figure 11-1. TMUX6121 Layout Example



### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

 Texas Instruments, OPAx192 36-V, Precision, Rail-to-Rail Input/Output, Low Offset Voltage, Low Input Bias Current Op Amp with e-trim™

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 3-Jun-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TMUX6121DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1Q16	Samples
TMUX6122DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1Q26	Samples
TMUX6123DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1Q36	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 3-Jun-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX6121DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX6122DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX6123DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX6121DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX6122DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX6123DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated