



# 3.3 V, 128K × 8 Synchronous Dual-Port Static RAM

### **Features**

- True Dual-Ported memory cells which enable simultaneous access of the same memory location
- Flow-through and Pipelined devices
- 128K × 8 organizations (CY7C09099V)
- Three Modes
  - □ Flow-through
  - □ Pipelined
  - □ Burst
- Pipelined output mode on both ports enables fast 100-MHz operation
- 0.35-micron CMOS for optimum speed and power
- High-speed clock to data access 7.5<sup>[1]</sup>/12 ns (max.)
- 3.3-V low operating power
  - ☐ Active = 115 mA (typical)
  - ☐ Standby = 10 μA (typical)

- Fully synchronous interface for easier operation
- Burst counters increment addresses internally
- Shorten cycle times
- Minimize bus noise
- Supported in Flow-through and Pipelined modes
- Dual Chip Enables for easy depth expansion
- Automatic power down
- Commercial and Industrial temperature ranges
- Available in 100-pin TQFP
- Pb-free packages available


For a complete list of related documentation, click here.

### Note

1. See page 8 and page 9 for Load Conditions.



# **Logic Block Diagram**



Notes 2.  $I/O_0$ – $I/O_7$  for x8 devices,  $I/O_0$ – $I/O_8$  for x9 devices. 3.  $A_0$ – $A_{14}$  for 32K and  $A_0$ – $A_{16}$  for 128K devices.



## **Functional Description**

The CY7C09099V is high speed synchronous CMOS 128K × 8 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. [4] Registers on control, address, and data lines enable minimal setup and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid  $t_{\rm CD2} = 7.5~{\rm ns}^{[5]}$  (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode, data is available  $t_{\rm CD1} = 22~{\rm ns}$  after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.

Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to enable the shortest possible cycle times.

A HIGH on  $\overline{\text{CE}}_0$  or LOW on  $\text{CE}_1$  for one clock cycle powers down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables enables easier banking of multiple chips for depth expansion  $\underline{\text{co}}_0$  figurations. In the pipelined mode, one cycle is required with  $\overline{\text{CE}}_0$  LOW and  $\text{CE}_1$  HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and use the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter increments on each LOW-to-HIGH transition of that port's clock signal. This reads/writes one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and loops back to the start. Counter Reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

- When writing simultaneously to the same location, the final value cannot be guaranteed.
- 5. See page 8 and page 9 for Load Conditions.



## **Contents**


Pin Configuration	5
Selection Guide	
Pin Definitions	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	8
Switching Characteristics	
Switching Waveforms	11
Read/Write and Enable Operation <sup>[56, 57, 58]</sup>	22
Address Counter Control Operation <sup>[56, 60, 61, 62]</sup>	22
Ordering Information	
128 K × 8 3.3 V Synchronous Dual-Port SRAM	
Ordering Code Definitions	23

Package Diagram	24
Acronyms	25
Document Conventions	25
Units of Measure	25
Document History Page	26
Sales, Solutions, and Legal Information	27
Worldwide Sales and Design Support	27
Products	27
PSoC® Solutions	27
Cypress Developer Community	27
Technical Support	27



# **Pin Configuration**

Figure 1. 100-pin TQFP (Top View) - CY7C09099V (128K × 8)





# **Selection Guide**

Description	CY7C09099V-7 <sup>[6]</sup>	CY7C09099V-12
f <sub>MAX2</sub> (MHz) (Pipelined)	83	50
Max. Access Time (ns) (Clock to Data, Pipelined)	7.5	12
Typical Operating Current I <sub>CC</sub> (mA)	155	115
Typical Standby Current for I <sub>SB1</sub> (mA) (Both Ports TTL Level)	25	20
Typical Standby Current for I <sub>SB3</sub> (μA) (Both Ports CMOS Level)	10	10

# **Pin Definitions**

Left Port	Right Port	Description
A <sub>0L</sub> -A <sub>16L</sub>	A <sub>0R</sub> -A <sub>16R</sub>	Address Inputs (A <sub>0</sub> –A <sub>14</sub> for 32K and A <sub>0</sub> –A <sub>16</sub> for 128K devices).
ADS <sub>L</sub>	ADS <sub>R</sub>	Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to access the part using an externally supplied address. Asserting this signal LOW also loads the burst counter with the address present on the address pins.
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip Enable Input. To select either the left or right port, both $\overline{CE}_0$ AND $CE_1$ must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ ).
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock Signal. This input can be free running or strobed. Maximum clock input rate is f <sub>MAX</sub> .
CNTENL	CNTEN <sub>R</sub>	Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.
CNTRST <sub>L</sub>	CNTRST <sub>R</sub>	Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O <sub>0L</sub> –I/O <sub>8L</sub>	I/O <sub>0R</sub> –I/O <sub>8R</sub>	Data Bus Input/Output (I/O <sub>0</sub> –I/O <sub>7</sub> for x8 devices; I/O <sub>0</sub> –I/O <sub>8</sub> for x9 devices).
ŌĒL	ŌĒR	Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations.
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.
FT/PIPE <sub>L</sub>	FT/PIPE <sub>R</sub>	Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.
GND	•	Ground Input.
NC		No Connect.
V <sub>CC</sub>		Power Input.

Document Number: 38-06043 Rev. \*J

Note
6. See page 8 and page 9 for Load Conditions.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.<sup>[7]</sup>

Storage Temperature ...... -65 °C to +150 °C Ambient Temperature with Power Applied ......-55 °C to +125 °C Supply Voltage to Ground Potential .....-0.5 V to +4.6 V DC Voltage Applied to

Outputs in High Z State ......–0.5 V to  $V_{CC}$  + 0.5 V DC Input Voltage ......–0.5 V to  $V_{CC}$  + 0.5 V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 2001 V
Latch-Up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	3.3 V $\pm$ 300 mV
Industrial <sup>[8]</sup>	−40 °C to +85 °C	$3.3~V\pm300~mV$

## **Electrical Characteristics**

Over the Operating Range

					CY7C0	9099V			
Parameter	Description		<b>-7</b> <sup>[9]</sup>		-12				
	23334	zi M		Тур	Мах	Min	Тур	Мах	Unit
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA)		2.4		-	2.4		-	V
V <sub>OL</sub>	Output LOW Voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = +4.0 mA)		-	_	0.4	_	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0		_	2.0		_	V
V <sub>IL</sub>	Input LOW Voltage		_		0.8	_		8.0	V
$I_{OZ}$	Output Leakage Current		-10		10	-10		10	μΑ
	Operating Current	Commercial		155	275		115	205	mA
I <sub>CC</sub>	(V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) Outputs Disabled	Industrial <sup>[8]</sup>		275	390		_	_	mA
	Standby Current	Commercial		25	85		20	50	mA
I <sub>SB1</sub>	(Both Ports TTL Level) <sup>[10]</sup> $\overline{CE}_L \& \overline{CE}_R$ $\geq V_{IH}, f = f_{MAX}$	Industrial <sup>[8]</sup>		85	120		_	_	mA
	Standby Current	Commercial		105	165		85	140	mA
I <sub>SB2</sub>	$ \begin{array}{c c} (\text{One Port TTL Level})^{[10]}  \overline{\text{CE}}_L \mid \overline{\text{CE}}_R \geq \\ V_{IH},  f = f_{MAX} \end{array} \qquad $		_	165	210	_	_	_	mA
	Standby Current	Commercial		10	250		10	250	μΑ
I <sub>SB3</sub>	$ \begin{array}{c c} & \text{Eoth Ports CMOS Level} \\ \hline E_L \& CE_R \ge V_{CC} - 0.2 \text{ V}, \\ \hline = 0 & \text{Industrial}^{[8]} \\ \end{array} $			10	250		_	_	μА
	Standby Current	Commercial	1	95	125	1	75	100	mA
I <sub>SB4</sub>	$\frac{(One\ Port\ CMOS\ Level)^{[10]}}{CE_L\  \ CE_R\ge V_{IH},\ f=f_{MAX}}$	Industrial <sup>[8]</sup>		125	170		-	-	mA

Document Number: 38-06043 Rev. \*J

<sup>7.</sup> The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
8. Industrial parts are available in CY7C09099V.

<sup>9.</sup> See page 8 and page 9 for Load Conditions.
10.  $\overline{CE}_L$  and  $\overline{CE}_R$  are internal signals. To select either the left or right port, both  $\overline{CE}_0$  AND  $\overline{CE}_1$  must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$  and  $\overline{CE}_1 \ge V_{IH}$ ).



## Capacitance

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	10	pF
C <sub>OUT</sub>	Output Capacitance	1 A - 25 C, I - I IVII IZ, V <sub>CC</sub> = 5.5 V	10	pF

Figure 2. AC Test Loads




Figure 3. AC Test Loads (Applicable to -6 and -7 only)[11]



(a) Load 1 (-6 and -7 only)

11. Test Conditions: C = 10 pF.




Figure 4. Load Derating Curve

Document Number: 38-06043 Rev. \*J



# **Switching Characteristics**

Over the Operating Range

			CY7C	09099V		
Parameter	Description	-7	[12]		12	Unit
		Min	Max	Min	Max	
f <sub>MAX1</sub>	f <sub>Max</sub> Flow-through	_	45	_	33	MHz
f <sub>MAX2</sub>	f <sub>Max</sub> Pipelined	_	83	_	50	MHz
t <sub>CYC1</sub>	Clock Cycle Time - Flow-through	22	_	30	_	ns
t <sub>CYC2</sub>	Clock Cycle Time - Pipelined	12	_	20	_	ns
t <sub>CH1</sub>	Clock HIGH Time - Flow-through	7.5	_	12	_	ns
t <sub>CL1</sub>	Clock LOW Time - Flow-through	7.5	_	12	_	ns
t <sub>CH2</sub>	Clock HIGH Time - Pipelined	5	_	8	_	ns
t <sub>CL2</sub>	Clock LOW Time - Pipelined	5	_	8	_	ns
t <sub>R</sub>	Clock Rise Time	_	3	_	3	ns
t <sub>F</sub>	Clock Fall Time	_	3	_	3	ns
t <sub>SA</sub>	Address Set-Up Time	4	_	4	_	ns
t <sub>HA</sub>	Address Hold Time	0	_	1	_	ns
t <sub>SC</sub>	Chip Enable Set-Up Time	4	_	4	_	ns
t <sub>HC</sub>	Chip Enable Hold Time	0	_	1	_	ns
t <sub>SW</sub>	R/W Set-Up Time	4	_	4	_	ns
t <sub>HW</sub>	R/W Hold Time	0	_	1	_	ns
t <sub>SD</sub>	Input Data Set-Up Time	4	_	4	_	ns
t <sub>HD</sub>	Input Data Hold Time	0	_	1	_	ns
t <sub>SAD</sub>	ADS Set-Up Time	4	_	4	_	ns
t <sub>HAD</sub>	ADS Hold Time	0	_	1	_	ns
t <sub>SCN</sub>	CNTEN Set-Up Time	4.5	_	5	_	ns
t <sub>HCN</sub>	CNTEN Hold Time	0	_	1	_	ns
t <sub>SRST</sub>	CNTRST Set-Up Time	4	_	4	_	ns
t <sub>HRST</sub>	CNTRST Hold Time	0	_	1	_	ns
t <sub>OE</sub>	Output Enable to Data Valid	_	9	-	12	ns
t <sub>OLZ</sub> <sup>[13, 14]</sup>	OE to Low Z	2	_	2	_	ns
t <sub>OHZ</sub> [13, 14]	OE to High Z	1	7	1	7	ns
t <sub>CD1</sub>	Clock to Data Valid - Flow-through	_	18	-	25	ns
t <sub>CD2</sub>	Clock to Data Valid - Pipelined	_	7.5	-	12	ns
toc	Data Output Hold After Clock HIGH	2	_	2	_	ns
t <sub>CKHZ</sub> [13, 14]	Clock HIGH to Output High Z	2	9	2	9	ns
t <sub>CKLZ</sub> [13, 14]	Clock HIGH to Output Low Z	2	_	2	_	ns

<sup>12.</sup> See page 8 and page 9 for Load Conditions.13. Test conditions used are Load 2.14. This parameter is guaranteed by design, but it is not production tested.




# **Switching Characteristics (continued)**

Over the Operating Range

			CY7C0	9099V		
Parameter	Description	-7 <sup>[</sup>	12]	-12		Unit
		Min	Max	Min	Max	
Port to Port Dela	iys					
t <sub>CWDD</sub>	Write Port Clock HIGH to Read Data Delay	_	35	_	40	ns
t <sub>CCS</sub>	Clock to Clock Set-Up Time	_	10	_	15	ns

# **Switching Waveforms**

Figure 5. Read Cycle for Flow-through Output ( $\overline{\text{FT}}/\text{PIPE} = V_{IL}$ )[15, 16, 17, 18]



Notes

15. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.


16. ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>.

17. The output is disabled (high-impedance state) by CE<sub>0</sub> = V<sub>IH</sub> or CE<sub>1</sub> = V<sub>IL</sub> following the next rising edge of the clock.

18. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



Figure 6. Read Cycle for Pipelined Operation ( $\overline{FT}/PIPE = V_{IH}$ )<sup>[19, 20, 21, 22]</sup>



<sup>19.</sup> OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.


20. ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>.

21. The output is disabled (high-impedance state) by CE<sub>0</sub> = V<sub>IH</sub> or CE<sub>1</sub> = V<sub>IL</sub> following the next rising edge of the clock.

22. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



Figure 7. Bank Select Pipelined Read<sup>[23, 24]</sup>




<sup>23.</sup> In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each Bank consists of one Cypress dual-port device from this datasheet.

ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.

24. OE and ADS = V<sub>IL</sub>; CE<sub>1(B1)</sub>, CE<sub>1(B2)</sub>, R/W, CNTEN, and CNTRST = V<sub>IH</sub>.



Figure 8. Left Port Write to Flow-through Right Port Read [25, 26, 27, 28]



NOTES

25. The same waveforms apply for a right port write to flow-through left port read.


26. CE<sub>D</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IL</sub>.

27. OE = V<sub>IL</sub> for the right port, which is being read from. OE = V<sub>IH</sub> for the left port, which is being written to.

28. It t<sub>CCS</sub> ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub> > maximum specified, then data is not valid until t<sub>CCS</sub> + t<sub>CD1</sub>. t<sub>CWDD</sub> does not apply in this case.




Figure 9. Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )[29, 30, 31, 32]



<sup>29.</sup> Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 30. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals. 31.  $\overline{CE}_0$  and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = V_{IH}$ . 32. During "No Operation", data in memory at the selected address may be corrupted and should be re-written to ensure data integrity.




Figure 10. Pipelined Read-to-Write-to-Read ( $\overline{\text{OE}}$  Controlled)[33, 34, 35, 36]



<sup>33.</sup> Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 34. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals. 35.  $\overline{CE}_0$  and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = V_{IH}$ . 36. During "No Operation", data in memory at the selected address may be corrupted and should be re-written to ensure data integrity.



Figure 11. Flow-through Read-to-Write-to-Read ( $\overline{\text{OE}}$  =  $\text{V}_{\text{IL}}$ )[37, 38, 39, 40, 41]



<sup>37.</sup> ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>.


38. Addresses do not have to be accessed sequentially since ADS = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

39. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

<sup>40.</sup> CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
41. During "No Operation", data in memory at the selected address may be corrupted and should be re-written to ensure data integrity.



Figure 12. Flow-through Read-to-Write-to-Read ( $\overline{\text{OE}}$  Controlled)[42, 43, 44, 45, 46]



Notes

42. ADS = V<sub>IL</sub>, CNTEN and CNTRST = V<sub>IH</sub>.

43. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each Bank consists of one Cypress dual-port device from this datasheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.

44. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.

45. CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.

46. During "No Operation", data in memory at the selected address may be corrupted and should be re-written to ensure data integrity.



Figure 13. Pipelined Read with Address Counter Advance<sup>[47]</sup>






Figure 14. Flow-through Read with Address Counter Advance  $^{[47]}$ 



Document Number: 38-06043 Rev. \*J




Figure 15. Write with Address Counter Advance (Flow-through or Pipelined Outputs) $^{[48,\ 49]}$ 



Notes
48.  $\overline{CE}_0$  and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
49. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .



Figure 16. Counter Reset (Pipelined Outputs)<sup>[50, 51, 52, 53]</sup>



<sup>50.</sup> Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 51. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals. 52.  $\overline{CE}_0 = V_{IL}$ ;  $\overline{CE}_1 = V_{IH}$ .

<sup>53.</sup> No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



# Read/Write and Enable Operation<sup>[54, 55, 56]</sup>

		Inputs			Outputs	Operation
OE	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	I/O <sub>0</sub> –I/O <sub>9</sub>	Operation
Х	7	Н	X	Х	High Z	Deselected <sup>[57]</sup>
Х	7	Х	L	Х	High Z	Deselected <sup>[57]</sup>
Х	7	L	Н	L	D <sub>IN</sub>	Write
L	7	L	Н	Н	D <sub>OUT</sub>	Read <sup>[57]</sup>
Н	Х	L	Н	Х	High Z	Outputs Disabled

# Address Counter Control Operation[54, 58, 59, 60]

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
Х	X	7	Х	Х	L	D <sub>out(0)</sub>	Reset	Counter Reset to Address 0
A <sub>n</sub>	Х	7	L	Х	Н	D <sub>out(n)</sub>	Load	Address Load into Counter
Х	A <sub>n</sub>	4	Н	Н	Н	D <sub>out(n)</sub>	Hold	External Address Blocked—Counter Disabled
Х	A <sub>n</sub>	4	Н	L	Н	D <sub>out(n+1)</sub>	Increment	Counter Enabled—Internal Address Generation

<sup>54. &</sup>lt;u>"X" = "Don't Care", "H" =</u> V<sub>IH</sub>, "L" = V<sub>IL</sub>. 55. <u>ADS, CNTEN, CNTRST</u> = "Don't Care."

<sup>56.</sup> OE is an asynchronous input signal.

57. When CE changes state in the pipelined mode, deselection and read happen in the following clock cycle.

58. CE<sub>0</sub> and OE = V<sub>IL</sub>; CE<sub>1</sub> and R/W = V<sub>IH</sub>.

59. Data shown for flow-through mode; pipelined mode output will be delayed by one cycle.

60. Counter operation is independent of CE<sub>0</sub> and CE<sub>1</sub>.



# **Ordering Information**


The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a>.

http://www.cypress.com/products.

128 K × 8 3.3 V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range	
12	CY7C09099V-12AXC	A100	100-pin Thin Quad Flat Pack (Pb-free)	Commercial	

## **Ordering Code Definitions**




### Note



## **Package Diagram**

Figure 17. 100-pin TQFP 14 × 14 × 1.4 mm A100SA, 51-85048

100 Lead Thin Plastic Quad Flatpack 14 X 14 X 1.4mm — A100





# **Acronyms**

Table 1. Acronyms Used in this Document

Acronym	Description		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
ŌĒ	output enable		
SRAM	static random access memory		
TQFP	thin quad flat pack		
TTL	transistor-transistor logic		
WE	write enable		

## **Document Conventions**

## **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microamperes	
mA	milliamperes	
mm	millimeter	
ms	milliseconds	
mV	millivolts	
ns	nanoseconds	
Ω	ohm	
%	percent	
pF	picofarads	
V	volts	
W	watts	



# **Document History Page**

Document Title: CY7C09099V, 3.3 V, 128K × 8 Synchronous Dual-Port Static RAM Document Number: 38-06043					
Rev.	ECN No.	Orig. of Change	Orig. of Change	Description of Change	
**	110191	SZV	09/29/01	Change from Spec number: 38-00667 to 38-06043	
*A	122293	RBI	12/27/02	Power up requirements added to Operating Conditions Information	
*B	365034	PCN	See ECN	Added Pb-Free Logo Added Pb-Free Part Ordering Information: CY7C09089V-6AXC, CY7C09089V-12AXC, CY7C09099V-6AXC, CY7C09099V-7AI, CY7C09099V-7AXI, CY7C09099V-12AXC, CY7C09179V-6AXC, CY7C09179V-12AXC, CY7C09189V-6AXC, CY7C09189V-12AXC, CY7C09199V-6AXC, CY7C09199V-7AXC, CY7C09199V-9AXC, CY7C09199V-9AXI, CY7C09199V-12AXC	
*C	2623658	VKN/PYRS	12/17/08	Added CY7C09089V-12AXI part in the Ordering information table	
*D	2897159	RAME	03/22/10	Removed inactive parts from ordering information table. Updated package diagram. Added Note in ordering information section.	
*E	3110406	ADMU	12/14/2010	Updated Ordering Information. Added Ordering Code Definitions.	
*F	3264673	ADMU	05/24/2011	Updated Document Title to read "CY7C09099V, CY7C09179V, 3.3 V 32 K/6 K/128 K × 8/9 Synchronous Dual-Port Static RAM".  Updated Features.  Updated Pin Configuration (Removed the Note "This pin is NC for CY7C09079V." in page 5).  Updated Selection Guide.  Updated Package Diagram.  Added Acronyms and Units of Measure.  Updated in new template.	
*G	3849285	ADMU	12/21/2012	Updated Ordering Information (Updated part numbers). Updated Package Diagram: spec 51-85048 – Changed revision from *E to *G.	
*H	4411062	ADMU	06/17/2014	Information for MPNs CY7C09089V and CY7C09199V removed. Information for -6 and -9 speed bins also removed. Updated document title to "CY7C09099V, CY7C09179V, 3.3 V 32K/128K > 8/9 Synchronous Dual-Port Static RAM"	
*	4580622	ADMU	11/26/2014	Added related documentation hyperlink in page 1.	
*J	5813056	VINI	07/12/2017	Updated template. Updated Document Title to "CY7C09099V, 3.3 V, 128 K × 8 Synchronous Dual-Port Static RAM". Updated Features: Removed the reference to CY7C09179V. Updated Pin Configuration: Removed CY7C09179 pin configuration. Updated Ordering Code Definitions. Updated Figure 17 (spec 51-85048 *I to *J) in Package Diagram.	



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2001-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and obes not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-06043 Rev. \*J Revised July 12, 2017 Page 27 of 27