# <u>Voltage Regulator</u> - Low Dropout, Reset, Sense

# 100 mA, 5.0 V

The NCV4949C is a monolithic integrated 5.0 V voltage regulator with a very low dropout and additional functions such as reset and an uncommitted voltage sense comparator.

It is designed for supplying microcontroller/microprocessor controlled systems particularly in automotive applications. The NCV4949C has improved reset behavior for lower input and output voltage levels.

### Features

- Operating DC Supply Voltage Range 5.5 V to 40 V
- High Precision Output Voltage  $5.0 \text{ V} \pm 1\%$
- Output Current Capability Up to 100 mA
- Very Low Dropout Voltage Less Than 0.4 V
- Reset Circuit Sensing The Output Voltage
- Programmable Reset Pulse Delay
- Voltage Sense Comparator
- Fault Protection, +60 V Peak Transient Voltage, -40 V Reverse Voltage, Short Circuit, Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Control
- These are Pb-Free Devices






Figure 1. Representative Block Diagram



# **ON Semiconductor®**

www.onsemi.com





#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

#### **PIN FUNCTION DESCRIPTION**

| SO-8 Pin# | SO-8 EP | Symbol           | Description                                      |
|-----------|---------|------------------|--|
| 1         | 1       | V <sub>CC</sub>  | Supply Voltage                                   |
| 2         | 2       | Si               | Input of Sense Comparator                        |
| 4         | 4       | C <sub>T</sub>   | Reset Delay Capacitor                            |
| 5         | 5       | GND              | Ground   |
| 6         | 6       | Reset            | Output of Reset Comparator                       |
| 7         | 7       | S <sub>O</sub>   | Output of Sense Comparator                       |
| 8         | 8       | V <sub>out</sub> | Main Regulator Output                            |
| 3         | 3       | NC               | No Connect                                       |
| -         | EPAD    | EPAD             | Connect to Ground potential or leave unconnected |

#### MAXIMUM RATINGS

| Rating                               |                                   | Symbol                                   | Min                        | Мах                       | Unit    |
|--------------------------------------|-----------------------------------|--|----------------------------|---------------------------|---------|
| DC Operating Supply Voltage          |                                   | V <sub>CC</sub>                          | 5.5                        | 40                        | V       |
| Input to Regulator                   |                                   | V <sub>CC</sub>                          | -40                        | 45                        | V       |
| Transient Supply Voltage (Note 1)    |                                   | V <sub>CC TR</sub>                       | -                          | 60                        | V       |
| Output                               |                                   | V <sub>out</sub><br>I <sub>out</sub>     | -0.5<br>-10                | 20<br>Internally Limited  | V<br>mA |
| Sense Input                          |                                   | V <sub>SI</sub><br>I <sub>SI</sub>       | -40<br>-1.0                | 45<br>1.0                 | V<br>mA |
| Sense Output                         |                                   | V <sub>SO</sub><br>I <sub>SO</sub>       | -0.3<br>-5.0               | 7.0<br>5.0                | V<br>mA |
| Reset Output                         |                                   | V <sub>Reset</sub><br>I <sub>Reset</sub> | -0.3<br>-5.0               | 7.0<br>5.0                | V<br>mA |
| Reset Delay                          |                                   | V <sub>CT</sub><br>I <sub>CT</sub>       | -0.3<br>Internally Limited | 7.0<br>Internally Limited | V<br>mA |
| ESD Protection at any pin            | Human Body Model<br>Machine Model | -  | -<br>-                     | 4000<br>400               | V       |
| Operating Junction Temperature Range |                                   | TJ                                       | -40                        | +150                      | °C      |
| Storage Temperature Range            |                                   | T <sub>STG</sub>                         | -50                        | +150                      | °C      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Load Dump Test B (with centralized load dump suppression) according to ISO16750-2 standard. Guaranteed by design. Not tested in production. Passed Class C according to ISO16750-1.

#### THERMAL CHARACTERISTICS

|           | Characteristic  | Test Cond     | litions (Typic | al Values)   | Unit |
|-----------|---|---------------|----------------|--------------|------|
|           |   | Note 2        | Note 3         | Note 4       |      |
| SOIC-8    | Junction–to–Lead ( $\Psi_{JLx6} \theta_{JL6}$ )<br>Junction–to–Ambient ( $R_{\theta JA}, \theta_{JA}$ )       | 65.6<br>169.4 | 62<br>147.6    | 61<br>127.2  | °C/W |
| SOIC-8 EP | Junction-to-Lead ( $\Psi_{JL6}$ , $\theta_{JL6}$ )<br>Junction-to-Ambient ( $R_{\theta JA}$ , $\theta_{JA}$ ) | 36.1<br>109.2 | 32.1<br>91.1   | 27.4<br>71.9 | °C/W |

2. 1 oz. Copper, 100 mm sq. Copper area, 1.5 mm thick FR-4.

3. 1 oz. Copper, 200 mm sq. Copper area, 1.5 mm thick FR-4.

4. 1 oz. Copper, 500 mm sq. Copper area, 1.5 mm thick FR-4.

#### LEAD TEMPERATURE SOLDERING REFLOW (Note 5)

| Rating  | Symbol      | Min     | Мах | Unit |
|---|-------------|---------|-----|------|
| Reflow (SMD styles only) lead free 60 - 150 sec above 217, 40 sec max at peak | Tsld        | -       | 260 | °C   |
| Moisture Sensitivity Level (SOIC-8)   | MSL         | Level 1 |     |      |
| Moisture Sensitivity Level (SOIC-8EP)   | MSL Level 2 |         |     |      |


5. Per IPC / JEDEC J-STD-020C.


| <b>ELECTRICAL CHARACTERISTICS</b> | (V <sub>CC</sub> = 14 V, $-40^{\circ}C < T_J < 150^{\circ}C$ , unless otherwise specified.) |
|-----------------------------------|---|
|-----------------------------------|---|

| Characteristic   | Symbol                 | Min       | Тур   | Max        | Unit     |
|--|------------------------|-----------|-------|------------|----------|
| Output Voltage (T <sub>J</sub> = 25°C, $I_{out}$ = 1.0 mA)   | V <sub>out</sub>       | 4.95      | 5.0   | 5.05       | V        |
| Output Voltage (6.0 V < $V_{CC}$ < 28 V, 1.0 mA < $I_{out}$ < 50 mA)   | V <sub>out</sub>       | 4.9       | 5.0   | 5.1        | V        |
| Output Voltage (V <sub>CC</sub> = 35 V, t < 1.0 s, 1.0 mA < $I_{out}$ < 50 mA)   | V <sub>out</sub>       | 4.9       | 5.0   | 5.1        | V        |
| Dropout Voltage  | V <sub>drop</sub>      |           |       |            | V        |
| l <sub>out</sub> = 10 mA   |                        | -         | 0.08  | 0.25       |          |
| l <sub>out</sub> = 50 mA   |                        | -         | 0.18  | 0.40       |          |
| l <sub>out</sub> = 100 mA  |                        | -         | 0.22  | 0.50       |          |
| Input to Output Voltage Difference in Undervoltage Condition   | V <sub>IO</sub>        | -         | 0.12  | 0.4        | V        |
| (V <sub>CC</sub> = 4.0 V, I <sub>out</sub> = 35 mA)  |                        |           |       |            |          |
| Line Regulation (6.0 V < V <sub>CC</sub> < 28 V, I <sub>out</sub> = 1.0 mA)  | Reg <sub>line</sub>    | -         | 1.0   | 20         | mV       |
| Load Regulation (1.0 mA < I <sub>out</sub> < 100 mA)   | Reg <sub>load</sub>    | -         | 1.0   | 30         | mV       |
| Current Limit  | I <sub>Lim</sub>       |           |       |            | mA       |
| $V_{out} = 4.5 V$  |                        | 105       | 320   | 400        |          |
| V <sub>out</sub> = 0 V   |                        | -         | 220   | -          |          |
| Quiescent Current (I <sub>out</sub> = 0.3 mA, T <sub>J</sub> < 100°C)  | I <sub>QSE</sub>       | -         | 120   | 260        | μA       |
| Quiescent Current (I <sub>out</sub> = 100 mA)  | Ι <sub>Q</sub>         | -         | -     | 5.0        | mA       |
| RESET  |                        |           |       |            |          |
| Reset Threshold Voltage  | V <sub>Resth</sub>     | -         | 4.5   | -          | V        |
| Reset Threshold Hysteresis   | V <sub>Resth,hys</sub> |           |       |            | mV       |
| @ T <sub>J</sub> = 25°C  |                        | 50        | 100   | 200        |          |
| @ T <sub>J</sub> = -40 to +125°C   |                        | 50        | -     | 300        |          |
| Reset Pulse Delay (C <sub>T</sub> = 100 nF, $t_R \ge 100 \ \mu s$ )  | t <sub>ResD</sub>      | 55        | 100   | 180        | ms       |
| Reset Reaction Time (C <sub>T</sub> = 100 nF)  | t <sub>ResR</sub>      | -         | 5.0   | 30         | μs       |
| Reset Output Low Voltage (R <sub>Reset</sub> = 10 k $\Omega$ to V <sub>out</sub> , V <sub>CC</sub> $\ge$ 3.0 V)                              | V <sub>ResL</sub>      | -         | -     | 0.3        | V        |
| Reset Output High Leakage Current (V <sub>Reset</sub> = 5.0 V)   | I <sub>ResH</sub>      | -         | -     | 1.0        | μA       |
| Delay Comparator Threshold   | V <sub>CTth</sub>      | -         | 2.0   | -          | V        |
| Delay Comparator Threshold Hysteresis  | V <sub>CTth, hys</sub> | -         | 100   | -          | mV       |
| SENSE  |                        |           |       |            |          |
| Sense Low Threshold (V <sub>SI</sub> Decreasing = 1.5 V to 1.0 V)  | V <sub>SOth</sub>      | 1.16      | 1.25  | 1.35       | V        |
| Sense Threshold Hysteresis   | V <sub>SOth,hys</sub>  | 20        | 100   | 200        | mV       |
| Sense Output Low Voltage (V <sub>SI</sub> $\leq$ 1.16 V, V <sub>CC</sub> $\geq$ 3.0 V, R <sub>SO</sub> = 10 k $\Omega$ to V <sub>out</sub> ) | V <sub>SOL</sub>       | -         | _     | 0.4        | V        |
| Sense Output Low voltage ( $v_{S} \le 1.10$ v, $v_{CC} \ge 3.0$ v, $n_{SO} = 10$ ks2 to $v_{out}$ )  |                        |           |       |            |          |
| Sense Output Leakage ( $V_{SO} = 5.0 \text{ V}, V_{SI} \ge 1.5 \text{ V}$ )  | I <sub>SOH</sub>       | -         | -     | 1.0        | μΑ       |
|  | I <sub>SOH</sub>       | -<br>-1.0 | - 0.1 | 1.0<br>1.0 | μΑ<br>μΑ |
| Sense Output Leakage (V_{SO} = 5.0 V, V_{SI} $\geq$ 1.5 V)   |                        | -<br>-1.0 |       | -          |          |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.6. Values based on design and/or characterization.









### **TYPICAL CHARACTERISTICS**

## **APPLICATION INFORMATION**



NOTE: 1. For good dynamic performance: C\_s  $\geq$  1.0  $\mu\text{F},$  C\_O  $\geq$  4.7  $\mu\text{F},$  ESR < 4.5  $\Omega$  at 10 kHz

Figure 14. Application Schematic



NOTE: The NCV4949C is not developed in compliance with ISO26262 standard. If application is safety critical then the above application diagram shown in Figure 15 can be used.

#### Figure 15. Application Diagram

#### **OPERATING DESCRIPTION**

The NCV4949C is a monolithic integrated low dropout voltage regulator. Several outstanding features and auxiliary functions are implemented to meet the requirements of supplying microprocessor systems in automotive applications. It is also suitable in other applications where the included functions are required. The modular approach of this device allows the use of other features and functions independently when required.

#### **Voltage Regulator**

The voltage regulator uses a lateral PNP transistor as a regulating element. With this structure, very low dropout voltage at currents up to 100 mA is obtained. The dropout operation of the standby regulator is maintained typically down to 2.5 V input supply voltage.

A typical curve showing the standby output voltage as a function of the input supply voltage is shown in Figure 17.

The current consumption of the device (quiescent current) is less than 200  $\mu$ A.

To reduce the quiescent current peak in the undervoltage region and to improve the transient response in this region, the dropout voltage is controlled. The quiescent current as a function of the supply input voltage is shown in Figure 18.

#### Short Circuit Protection:

The maximum output current is internally limited. In case of short circuit, the output current is foldback current limited as described in Figure 16.




Figure 16. Foldback Characteristic of Vout




Figure 17. Output Voltage vs. Supply Voltage




Figure 18. Quiescent Current vs. Supply Voltage

### **Reset Circuit**

The block circuit diagram of the reset circuit is shown in Figure 19.

The reset circuit supervises the output voltage. The reset threshold of 4.5 V is defined by the internal reference voltage and standby output divider.

The reset pulse delay time  $t_{RD}$ , is defined by the charge time of an external capacitor  $C_T$ :

$$t_{RD} = \frac{C_T \times 2.0 \text{ V}}{2.0 \text{ }\mu\text{A}}$$

The reaction time of the reset circuit originates from the discharge time limitation of the reset capacitor  $C_T$  and is proportional to the value of  $C_T$ . The reaction time of the reset circuit increases the noise immunity.




Figure 19. Reset Circuit

**ORDERING INFORMATION** 

Output voltage drops below the reset threshold only marginally longer than the reaction time results in a shorter reset delay time.

The nominal reset delay time will be generated for output voltage drops longer than approximately 50  $\mu$ s. The typical reset output waveforms are shown in Figure 20.




Figure 20. Typical Reset Output Waveforms

#### Sense Comparator

The sense comparator compares an input signal with an internal voltage reference of typical 1.25 V. The use of an external voltage divider makes this comparator very flexible in the application.

It can be used to supervise the input voltage either before or after a protection diode and to provide additional information to the microprocessor such as low voltage warnings.

| Device        | Package                | Shipping <sup>†</sup> |
|---------------|------------------------|-----------------------|
| NCV4949CDR2G  | SOIC-8<br>(Pb-Free)    | 2500 / Tape & Reel    |
| NCV4949CPDR2G | SOIC-8 EP<br>(Pb-Free) | 2500 / Tape & Reel    |

+For information on tape and reel specifications,including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### STYLES ON PAGE 2

| DOCUMENT NUMBER:  | DCUMENT NUMBER:     98ASB42564B     Electronic versions are uncontrolled except when accessed directly from the Document Re       Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |   |   |
|---|---|---|---|
| DESCRIPTION:  | SOIC-8 NB   |   | PAGE 1 OF 2   |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | to make changes without further notice to an<br>articular purpose, nor does ON Semiconducto   | stries, LLC dba ON Semiconductor or its subsidiaries in the United States<br>y products herein. ON Semiconductor makes no warranty, representation<br>r assume any liability arising out of the application or use of any product on<br>ncidental damages. ON Semiconductor does not convey any license under | or guarantee regarding<br>r circuit, and specifically |

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

| DOCUMENT NUMBER:  | 98ASB42564B   | Electronic versions are uncontrolled except when accessed directly from the Document Report<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.  |   |
|---|---|---|---|
| DESCRIPTION:  | SOIC-8 NB   |   | PAGE 2 OF 2   |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | to make changes without further notice to an<br>articular purpose, nor does ON Semiconducto | stries, LLC dba ON Semiconductor or its subsidiaries in the United States<br>y products herein. ON Semiconductor makes no warranty, representation<br>r assume any liability arising out of the application or use of any product o<br>cidental damages. ON Semiconductor does not convey any license under | or guarantee regarding<br>r circuit, and specifically |

SOURCE 1/DRAIN 2

7.

8. GATE 1

COLLECTOR, #2

COLLECTOR, #1


COLLECTOR, #1

6.

7.


8


rights of others





6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.

DIMENSIONS 5 AND C APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.











45° CHAMFER

DETAIL A





|     | MILLIMETERS |      |      |
|-----|-------------|------|------|
| DIM | MIN.        | NOM  | MAX. |
| А   | 1.35        | 1.55 | 1.75 |
| A1  |             | 0.05 | 0.10 |
| A2  | 1.35        | 1.50 | 1.65 |
| b   | 0.31        | 0.41 | 0.51 |
| с   | 0.17        | 0.21 | 0.23 |
| D   | 4.90 BSC    |      |      |
| Е   | 6.00 BSC    |      |      |
| E1  | 3.90 BSC    |      |      |
| е   | 1.27 BSC    |      |      |
| F   | 2.24        | 2.72 | 3.20 |
| F1  | 0.15        | 0.20 | 0.25 |
| G   | 1.55        | 2.03 | 2.51 |
| G1  | 0.41        | 0.46 | 0.51 |
| h   | 0.25        | 0.38 | 0.50 |
| L   | 0.40        | 0.84 | 1.27 |
| L1  | 1.04 REF    |      |      |
| L2  | 0.25 REF    |      |      |
| Ø   | 0°          | 4°   | 8°   |

**MOUNTING FOOTPRINT\*** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

### GENERIC **MARKING DIAGRAM\***

| <sup>B</sup> E |       |  |
|----------------|-------|--|
| ſ              | XXXXX |  |
|                | AYWW• |  |
| C              |       |  |
| ₁F             | मिमम  |  |

)

۱

| XXXXX | = Specific Device Code |
|-------|------------------------|
| 4     | = Assembly Location    |
| Y     | = Year                 |
| NW    | = Work Week            |
|       | = Pb-Free Package      |

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " -", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON14029D | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|-------------|---|-------------|
| DESCRIPTION:     | SOIC-8 EP   |   | PAGE 1 OF 1 |

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SCALE 1:1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative