











TPD1E01B04

SLVSDG3C -MARCH 2016-REVISED DECEMBER 2016

# TPD1E01B04 1-Channel ESD Protection Diode for USB Type-C and Thunderbolt 3

### 1 Features

- IEC 61000-4-2 Level 4 ESD Protection
  - ±15-kV Contact Discharge
  - ±17-kV Air Gap Discharge
- IEC 61000-4-4 EFT Protection
  - 80 A (5/50 ns)
- IEC 61000-4-5 Surge Protection
  - 2.5 A (8/20 µs)
- IO Capacitance:
  - 0.18 to 0.20 pF (Typical)
  - 0.20 to 0.23 pF (Maximum)
- DC Breakdown Voltage: 6.4 V (Typical)
- Ultra Low Leakage Current: 10-nA (Maximum)
- Low ESD Clamping Voltage: 15 V at 16 A TLP
- Low Insertion Loss: 26.9 GHz (–3 dB Bandwidth, DPL)
- Supports High Speed Interfaces up to 20 Gbps
- Industrial Temperature Range: –40°C to +125°C
- Industry Standard 0201 and 0402 footprints

# 2 Applications

- End Equipment
  - Laptops and Desktops
  - Mobile and Tablets
  - Set-Top Boxes
  - TV and Monitors
  - USB Dongles
  - Docking Stations
- Interfaces
  - USB Type-C
  - Thunderbolt 3
  - USB 3.1 Gen 2
  - HDMI 2.0/1.4
  - USB 3.0
  - DisplayPort 1.3
  - PCI Express 3

## 3 Description

The TPD1E01B04 is a bidirectional TVS ESD protection diode array for USB Type-C and Thunderbolt 3 circuit protection. The TPD1E01B04 is rated to dissipate ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4).

This device features a 0.18 to 0.20-pF (typical) IO capacitance making it ideal for protecting high-speed interfaces up to 20 Gbps such as USB 3.1 Gen2 and Thunderbolt 3. The low dynamic resistance and low clamping voltage ensure system level protection against transient events.


The TPD1E01B04 is offered in the industry standard 0201 (DPL) package and 0402 (DPY) packages.

## **Device Information**<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TDD1E01P04	X2SON (2)	0.60 mm x 0.30 mm		
TPD1E01B04	X1SON (2)	1.00 mm x 0.60 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Typical Application**



Copyright © 2016, Texas Instruments Incorporated



# **Table of Contents**

1	Features 1		7.3 Feature Description	9
2	Applications 1		7.4 Device Functional Modes	10
3	Description 1	8	Application and Implementation	<mark>11</mark>
4	Revision History2		8.1 Application Information	11
5	Pin Configuration and Functions		8.2 Typical Application	11
6	Specifications4	9	Power Supply Recommendations	14
•	6.1 Absolute Maximum Ratings	10	Layout	14
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 ESD Ratings—IEC Specification		10.2 Layout Example	
	6.4 Recommended Operating Conditions	11	Device and Documentation Support	15
	6.5 Thermal Information		11.1 Documentation Support	
	6.6 Electrical Characteristics		11.2 Community Resources	15
	6.7 Typical Characteristics		11.3 Trademarks	
7	Detailed Description9		11.4 Electrostatic Discharge Caution	15
•	7.1 Overview		11.5 Glossary	
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	15

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (May 2016) to Revision C	Page
•	Added "and 0402 (DPY) packages." to the Description, and package "X1SON (2)" to the Device Information table	1
•	Added the DPY Package to the Pin Configuration and Functions	3
•	Added the DPY (X1SON) package to the Thermal Information table	4
•	Added DPY values to C <sub>L</sub> Line capacitance in the <i>Electrical Characteristics</i> table	5
•	Added "(DPL Package)" to the title of Figure 6	6
•	Added Figure 7	<mark>6</mark>
•	Added curves for the DPY package to Figure 10 and Figure 11	6
<u>•</u>	Added curve for the DPY package to Figure 17	13
CI	hanges from Revision A (March 2016) to Revision B	Page
<u>.</u>	Made changes to the <i>Electrical Characteristics</i> table. Updated limits for V <sub>HOLD</sub>	1
CI	hanges from Original (March 2016) to Revision A	Page
•	Changed device status from Product Preview to Production Data	1


Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated




# 5 Pin Configuration and Functions





DPY Package 2-Pin X1SON Top View



## **Pin Functions**

PIN		TYPE	DESCRIPTION		
NO.	NO. NAME		DESCRIPTION		
1	Ю	I/O	ESD Protected Channel. If used as ESD IO, connect pin 2 to ground		
2	10	I/O	ESD Protected Channel. If used as ESD IO, connect pin 1 to ground		

Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Electrical fast transient	IEC 61000-4-5 (5/50 ns)		80	А
Peak pulse	IEC 61000-4-5 power (t <sub>p</sub> - 8/20 μs)		27	W
	IEC 61000-4-5 current (t <sub>p</sub> - 8/20 μs)		2.5	А
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	155	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 ESD Ratings—IEC Specification

			VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 contact discharge	±15000	V
V <sub>(ESD)</sub>	Electrostatic discharge	ostatic discharge IEC 61000-4-2 air-gap discharge	±17000	V

## 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IO}$	Input pin voltage	-3.6	3.6	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

### 6.5 Thermal Information

		TPD1E0		
	THERMAL METRIC <sup>(1)</sup>	DPL (X2SON)	DPY (X1SON)	UNIT
		2 PINS	2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	582	442.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	264.5	243.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	394.4	162.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	36.4	154.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	394.4	163.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPD1E01B04

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
V <sub>RWM</sub>	Reverse stand-off voltage		I <sub>IO</sub> < 10 nA	-3.6		3.6	V			
$V_{BRF}$	Breakdown voltage, IO pin to G	ND	Measured as the maximum voltage		6.4		V			
$V_{BRR}$	Breakdown voltage, GND to IO	pin	before device snaps back into V <sub>HOLD</sub> voltage		-6.4		V			
$V_{HOLD}$	Holding voltage		I <sub>IO</sub> = 1 mA, T <sub>A</sub> = 25°C	5	5.9	6.5	V			
			I <sub>PP</sub> = 1 A, TLP, from IO to GND		7					
			I <sub>PP</sub> = 5 A, TLP, from IO to GND							
.,	Clarenia e velta e e		I <sub>PP</sub> = 16 A, TLP, from IO to GND		15					
V <sub>CLAMP</sub>	Clamping voltage		I <sub>PP</sub> = 1 A, TLP, from GND to IO		7		V			
			I <sub>PP</sub> = 5 A, TLP, from GND to IO		9.2		1			
			I <sub>PP</sub> = 16 A, TLP, from GND to IO		15					
I <sub>LEAK</sub>	Leakage current, IO to GND		$V_{IO} = \pm 2.5 \text{ V}$			10	nA			
R <sub>DYN</sub>	D		IO to GND		0.57		0			
	Dynamic resistance		GND to IO		0.57		Ω			
0	Dan compation of	DPL Package	V <sub>IO</sub> = 0 V, f = 1 MHz, IO to GND		0.18	0.20	_			
C <sub>L</sub>	Line capacitance	DPY Package	T <sub>A</sub> = 25°C		0.20	0.23	pF			

Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback




## 6.7 Typical Characteristics






# **Typical Characteristics (continued)**



Copyright © 2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TPD1E01B04



# **Typical Characteristics (continued)**





## 7 Detailed Description

#### 7.1 Overview

The TPD1E01B04 device is a bidirectional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 International Standard. The ultra-low capacitance makes this device ideal for protecting any super high-speed signal pins including Thunderbolt 3. The low capacitance allows for extremely low losses even at RF frequencies such as USB 3.1 Gen 2, Thunderbolt 3, or antenna applications.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 7.3 Feature Description

### 7.3.1 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to ±15-kV contact and ±17-kV air gap. An ESD-surge clamp diverts the current to ground.

#### 7.3.2 IEC 61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with  $50-\Omega$  impedance). An ESD-surge clamp diverts the current to ground.

#### 7.3.3 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2.5 A and 27 W (8/20 µs waveform). An ESD-surge clamp diverts this current to ground.

#### 7.3.4 IO Capacitance

The capacitance between each I/O pin to ground is 0.18 pF (typical) and 0.20 pF (maximum). This device supports data rates up to 20 Gbps.

#### 7.3.5 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is ±6.4 V (typical). This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of ±3.6 V.

### 7.3.6 Ultra Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of ±2.5 V

#### 7.3.7 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 9.2 V ( $I_{PP} = 5$  A).

### 7.3.8 Supports High Speed Interfaces

This device is capable of supporting high speed interfaces up to 20 Gbps, because of the extremely low IO capacitance.

### 7.3.9 Industrial Temperature Range

This device features an industrial operating range of -40°C to +125°C.

Product Folder Links: TPD1E01B04



### **Feature Description (continued)**

### 7.3.10 Easy Flow-Through Routing Package

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.

### 7.4 Device Functional Modes

The TPD1E01B04 device is a passive integrated circuit that triggers when voltages are above  $V_{BRF}$  or below  $V_{BRR}$ . During ESD events, voltages as high as  $\pm 17$  kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of TPD1E01B04 (usually within 10s of nano-seconds) the device reverts to passive.

Product Folder Links: TPD1E01B04

Submit Documentation Feedback



# 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD1E01B04 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{\text{DYN}}$  of the triggered TVS holds this voltage,  $V_{\text{CLAMP}}$ , to a safe level for the protected IC.

## 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 14. USB Type-C for Thunderbolt 3 ESD Schematic

Copyright © 2016, Texas Instruments Incorporated

Submit Documentation Feedback



### **Typical Application (continued)**

### 8.2.1 Design Requirements

For this design example eight TPD1E01B04DPL devices and two TPD4E05U06 devices are being used in a USB Type-C for Thunderbolt 3 application. This provides a complete ESD protection scheme.

Given the Thunderbolt 3 application, the parameters listed in Table 1 are known.

**Table 1. Design Parameters** 

DESIGN PARAMETER	VALUE
Signal range on superspeed Lines	0 V to 3.6 V
Operating frequency on superspeed Lines	up to 10 GHz
Signal range on CC, SBU, and DP/DM Lines	0 V to 5 V
Operating frequency on CC, SBU, and DP/DM Lines	up to 480 MHz

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Signal Range

The TPD1E01B04 supports signal ranges between -3.6 V and 3.6 V, which supports the SuperSpeed pairs on the USB Type-C application. The TPD4E05U06 supports signal ranges between 0 V and 5.5 V, which supports the CC, SBU, and DP-DM lines.

### 8.2.2.2 Operating Frequency


The TPD1E01B04DPL has a 0.18 pF (typical) capacitance, which supports the Thunderbolt 3 data rates of 20 Gbps. The TPD4E05U06 has a 0.5-pF (typical) capacitance, which easily supports the CC, SBU, and DP-DM data rates.

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



## 8.2.3 Application Curves



Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: TPD1E01B04



## 9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification to ensure the device functions properly.

## 10 Layout

## 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Example




Figure 18. USB Type-C Mid-Mount, Hybrid Connector ESD Layout

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



# 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

TPD1E01B04 Evaluation Module User's Guide, SLVUAN5

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2016, Texas Instruments Incorporated





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD1E01B04DPLR	ACTIVE	X2SON	DPL	2	15000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7	Samples
TPD1E01B04DPLT	ACTIVE	X2SON	DPL	2	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7	Samples
TPD1E01B04DPYR	ACTIVE	X1SON	DPY	2	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	5C	Samples
TPD1E01B04DPYT	ACTIVE	X1SON	DPY	2	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	5C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-Oct-2020

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD1E01B04DPLR	X2SON	DPL	2	15000	178.0	8.4	0.36	0.66	0.33	2.0	8.0	Q1
TPD1E01B04DPLR	X2SON	DPL	2	15000	178.0	9.5	0.39	0.68	0.38	2.0	8.0	Q1
TPD1E01B04DPLT	X2SON	DPL	2	250	178.0	8.4	0.36	0.66	0.33	2.0	8.0	Q1
TPD1E01B04DPLT	X2SON	DPL	2	250	178.0	9.5	0.39	0.68	0.38	2.0	8.0	Q1
TPD1E01B04DPYR	X1SON	DPY	2	10000	180.0	9.5	0.66	1.15	0.66	2.0	8.0	Q1
TPD1E01B04DPYT	X1SON	DPY	2	250	180.0	9.5	0.66	1.15	0.66	2.0	8.0	Q1

www.ti.com 16-Oct-2020



\*All dimensions are nominal

All difficulties are norminal										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
TPD1E01B04DPLR	X2SON	DPL	2	15000	205.0	200.0	33.0			
TPD1E01B04DPLR	X2SON	DPL	2	15000	184.0	184.0	19.0			
TPD1E01B04DPLT	X2SON	DPL	2	250	205.0	200.0	33.0			
TPD1E01B04DPLT	X2SON	DPL	2	250	184.0	184.0	19.0			
TPD1E01B04DPYR	X1SON	DPY	2	10000	184.0	184.0	19.0			
TPD1E01B04DPYT	X1SON	DPY	2	250	184.0	184.0	19.0			




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M
  2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# DPL (R-PX2SON-N2)

# PLASTIC SMALL OUTLINE NO-LEAD




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.



DPL (R-PX2SON-N2)

SMALL PACKAGE OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated