


# N-Channel Enhancement Mode Field Effect Transistor

## NDT014



SOT-223  
CASE 318H

### General Description

Power SOT N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as DC motor control and DC-DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

### Features

- 2.7 A, 60 V.  $R_{DS(ON)} = 0.2 \Omega @ V_{GS} = 10 \text{ V}$
- High Density Cell Design For Extremely Low  $R_{DS(ON)}$
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- This Device is Pb-Free

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Value	Unit	
$V_{DSS}$	Drain-Source Voltage	60	V	
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V	
$I_D$	Drain Current	- Continuous (Note 1a)	$\pm 2.7$	
		- Pulsed	$\pm 10$	
$P_D$	Maximum Power Dissipation (Note 1a)	3	W	
		(Note 1b)		1.3
		(Note 1c)		1.1
$T_J, T_{STG}$	Operating and Storage Temperature Range	-65 to 150	$^\circ\text{C}$	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


### THERMAL CHARACTERISTICS

Values are at  $T_A = 25^\circ\text{C}$  unless otherwise noted.


Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	$^\circ\text{C/W}$

### NOTES:

\* Order option J23Z for cropped center drain lead.



### MARKING DIAGRAM



- A = Assembly Location
- Y = Year
- W = Work Week
- 014 = Specific Device Code
- = Pb-Free Package

### ORDERING INFORMATION

Device	Package	Shipping†
NDT014	SOT-223	4000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

# NDT014

**ELECTRICAL CHARACTERISTICS** Values are at  $T_A = 25^\circ\text{C}$  unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
--------	-----------	------------	-----	-----	-----	------

**OFF CHARACTERISTICS**

BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	60	–	–	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C	–	–	25 250	μA
I <sub>GSSF</sub>	Gate–Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	–	–	100	nA
I <sub>GSSR</sub>	Gate–Body Leakage, Reverse	V <sub>GS</sub> = –20 V, V <sub>DS</sub> = 0 V	–	–	–100	nA

**ON CHARACTERISTICS (Note 2)**

V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	3	4	V
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.6 A	–	0.18	0.2	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 25 V, I <sub>D</sub> = 1.6 A	–	2	–	S

**DYNAMIC CHARACTERISTICS**

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	–	155	–	pF
C <sub>oss</sub>	Output Capacitance		–	60	–	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		–	15	–	pF

**SWITCHING CHARACTERISTICS (Note 2)**

t <sub>d(on)</sub>	Turn–On Delay Time	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 10 A, V <sub>GEN</sub> = 10 V, R <sub>GEN</sub> = 24 Ω	–	10	20	ns
t <sub>r</sub>	Turn–On Rise Time		–	64	100	ns
t <sub>d(off)</sub>	Turn–Off Delay Time		–	10	20	ns
t <sub>f</sub>	Turn–Off Fall Time		–	10	20	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = 48 V, I <sub>D</sub> = 10 A, V <sub>GS</sub> = 10 V	–	5	11	nC
Q <sub>gs</sub>	Gate–Source Charge		–	1.2	3.1	nC
Q <sub>gd</sub>	Gate–Drain Charge		–	2	5.8	nC

**DRAIN–SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS**


I <sub>S</sub>	Maximum Continuous Drain–Source Diode Forward Current	–	–	2.7	A	
I <sub>SM</sub>	Maximum Pulsed Drain–Source Diode Forward Current	–	–	22	A	
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.7 A (Note 2)	–	0.95	1.6	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>F</sub> = 10 A, d <sub>I</sub> F/d <sub>t</sub> = 100 A/μs	–	–	140	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- R<sub>θJA</sub> is the sum of the junction–to–case and case–to–ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user’s board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(on)@T_J}$$


Applications on 4.5”x5” FR–4 PCB under still air environment, typical R<sub>θJA</sub> is found to be:



a. 42°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 95°C/W when mounted on a 0.066 in<sup>2</sup> pad of 2 oz copper.



c. 110°C/W when mounted on a 0.0123 in<sup>2</sup> pad of 2 oz copper.

Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 7. Breakdown Voltage Variation with Temperature




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics




Figure 10. Gate Charge Characteristics




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

TYPICAL CHARACTERISTICS (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Maximum Safe Operating Area





Figure 15. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.

# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS


ON Semiconductor®



**SOT-223**  
CASE 318H  
ISSUE B

DATE 13 MAY 2020


SCALE 2:1




TOP VIEW

$\Phi 0.10 \text{ (M)}$  C A B


NOTE 7



SIDE VIEW



END VIEW




DETAIL A

**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D & E1 ARE DETERMINED AT DATUM H. DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. SHALL NOT EXCEED 0.23mm PER SIDE.
4. LEAD DIMENSIONS b AND b1 DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS 0.08mm PER SIDE.
5. DATUMS A AND B ARE DETERMINED AT DATUM H.
6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
7. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS b AND b1.


DIM	MILLIMETERS		
	MIN.	NDM.	MAX.
A	---	---	1.80
A1	0.02	0.06	0.11
b	0.60	0.74	0.88
b1	2.90	3.00	3.10
c	0.24	---	0.35
D	6.30	6.50	6.70
E	6.70	7.00	7.30
E1	3.30	3.50	3.70
e	2.30 BSC		
L	0.25	---	---
$\square$	0°	---	10°



RECOMMENDED MOUNTING FOOTPRINT

\* For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERM/D.

**GENERIC MARKING DIAGRAM\***



- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

<b>DOCUMENT NUMBER:</b>	<b>98ASH70634A</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOT-223</b>	<b>PAGE 1 OF 1</b>

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)