# Dual High Side Switch with Adjustable Current Limit and Diagnostic Features

The NCV47822 dual channel High Side Switch (HSS) with 250 mA per channel is designed for use in harsh automotive environments. The device has a high peak input voltage tolerance and reverse input voltage, reverse bias, overcurrent and overtemperature protections. The integrated current sense feature (adjustable by resistor connected to CSO pin for each channel) provides diagnosis and system protection functionality. The CSO pin output current creates voltage drop across CSO resistor which is proportional to output current of each channel. Extended diagnostic features in OFF state are also available and controlled by dedicated input and output pins.

#### **Features**

- Output Current per Channel: up to 250 mA
- Two Independent Enable Inputs (3.3 V Logic Compatible)
- Adjustable Current Limits: up to 350 mA
- Protection Features:
  - Current Limitation
  - Thermal Shutdown
  - Reverse Input Voltage and Reverse Bias Voltage
- Diagnostic Features:
  - Short To Battery (STB) and Open Load (OL) in OFF State
  - Internal Components for OFF State Diagnostics
  - Open Collector Flag Output
  - Two Output Voltage Monitoring Outputs (Analog)
- AEC-Q100 Grade 1 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- Audio and Infotainment System
- Active Safety System




Figure 1. Application Schematic (See Application Section for More Details)



# ON Semiconductor®

www.onsemi.com





TSSOP-14 Exposed Pad CASE 948AW



**MARKING** 

A = Assembly Location


L = Wafer Lot Y = Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.



\*) for current value of RATIO see into Electrical Characteristic Table

Figure 2. Simplified Block Diagram




Figure 3. Pin Connections

# **Table 1. PIN FUNCTION DESCRIPTION**

Pin No. TSSOP-14 EPAD	Pin Name	Description
1	V <sub>in</sub>	Power Supply Input for Channel 1 and supply of control circuits of whole chip. At least 4.4 V power supply must be used for proper IC functionality.
2	CSO1	Current Sense Output 1, Current Limit setting and Output Current value information. See Application Section for more details.
3	EN1	Enable Input 1; low level disables the Channel 1. (Used also for OFF state diagnostics control for Channel 1)
4	GND	Power Supply Ground.
5	EN2	Enable Input 2; low level disables the Channel 2. (Used also for OFF state diagnostics control for Channel 2)
6	CSO2	Current Sense Output 2, Current Limit setting and Output Current value information. See Application Section for more details.
7	V <sub>in</sub>	Power Supply Input for Channel 2. Connect to pin 1 or different power supply rail.
8	V <sub>out2</sub>	Output Voltage 2.
9	V <sub>out_FB2</sub>	Output Voltage 2 Analog Monitoring. See Application Section for more details.
10	DE	Diagnostic Enable Input.
11	EF	Error Flag (Open Collector) Output. Active Low.
12	CS	Channel Select Input for OFF state diagnostics. Set CS = Low for OFF state diagnostics of Channel 1. Set CS = High for OFF state diagnostics of Channel 2. Corresponding EN pin has to be used for diagnostics control (see Application Information section for more details).
13	V <sub>out_FB1</sub>	Output Voltage 1 Analog Monitoring. See Application Section for more details.
14	V <sub>out1</sub>	Output Voltage 1.
EPAD	EPAD	Exposed Pad is connected to Ground. Connect to GND plane on PCB.

**Table 2. MAXIMUM RATINGS** 

Rating	Symbol	Min	Max	Unit
Input Voltage DC	V <sub>in</sub>	-42	45	V
Input Voltage (Note 1) Load Dump – Suppressed	U <sub>s*</sub>	-	60	V
Enable Input Voltage	V <sub>EN1,2</sub>	-42	45	V
Output Voltage Monitoring	V <sub>out_FB1,2</sub>	-0.3	10	V
CSO Voltage	V <sub>CSO1,2</sub>	-0.3	7	V
DE, CS and EF Voltages	$V_{DE}, V_{CS}, V_{EF}$	-0.3	7	V
Output Voltage	V <sub>out1,2</sub>	-1	40	V
Junction Temperature	T <sub>J</sub>	-40	150	°C
Storage Temperature	T <sub>STG</sub>	<b>–</b> 55	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### Table 3. ESD CAPABILITY (Note 2)

Rating	Symbol	Min	Max	Unit
ESD Capability, Human Body Model	ESD <sub>HBM</sub>	-2	2	kV

<sup>2.</sup> This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (JS-001-2010)

Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes < 50 mm2 due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2014.

#### Table 4. MOISTURE SENSITIVITY LEVEL (Note 3)

Rating	Symbol	Min	Max	Unit
Moisture Sensitivity Level	MSL	1	l	-

<sup>3.</sup> For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

### THERMAL CHARACTERISTICS (Note 4)

Rating	Symbol	Value	Unit
Thermal Characteristics (single layer PCB) Thermal Resistance, Junction–to–Air (Note 5) Thermal Reference, Junction–to–Lead (Note 5)	R <sub>θJA</sub> R <sub>ψJL</sub>	52 9.0	°C/W
Thermal Characteristics (4 layers PCB) Thermal Resistance, Junction–to–Air (Note 5) Thermal Reference, Junction–to–Lead (Note 5)	R <sub>ØJA</sub> R <sub>WJL</sub>	31 10	°C/W

<sup>4.</sup> Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

#### **Table 5. RECOMMENDED OPERATING RANGES**

Rating	Symbol	Min	Max	Unit
Input Voltage (Note 6)	V <sub>in</sub>	4.4	40	V
Output Current Limit (Note 7)	I <sub>LIM1,2</sub>	10	350	mA
Junction Temperature	TJ	-40	150	°C
Current Sense Output (CSO) Capacitor	C <sub>CSO1,2</sub>	1	4.7	μF

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<sup>1.</sup> Load Dump Test B (with centralized load dump suppression) according to ISO16750–2 standard. Guaranteed by design. Not tested in production. Passed Class A according to ISO16750–1.

Values based on copper area of 645 mm<sup>2</sup> (or 1 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate. Single layer – according to JEDEC51.3, 4 layers – according to JEDEC51.7

<sup>6.</sup> Minimum  $V_{in} = 4.4 \text{ V}$  or  $(V_{out1,2} + 0.5 \text{ V})$ , whichever is higher.

<sup>7.</sup> Corresponding  $R_{CSO1,2}$  is in range from 76.5 k $\Omega$  down to 2185  $\Omega$ .

**Table 6. ELECTRICAL CHARACTERISTICS**  $V_{in}$  = 13.5 V,  $V_{EN1,2}$  = 3.3 V,  $V_{DE}$  = 0 V,  $R_{CSO1,2}$  = 0 Ω,  $C_{CSO1,2}$  = 1 μF,  $C_{in}$  = 1 μF,  $C_{out1,2}$  = 1 μF, Min and Max values are valid for temperature range  $-40^{\circ}C \le T_{J} \le +150^{\circ}C$  unless noted otherwise and are guaranteed by test, design or statistical correlation. Typical values are referenced to  $T_{J}$  = 25°C (Note 8)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
OUTPUTS						
Input to Output Differential Voltage	V <sub>in</sub> = 8 V to 18 V I <sub>out1,2</sub> = 200 mA I <sub>out1,2</sub> = 250 mA	V <sub>in-out1,2</sub>	1 1	210 230	350 400	mV
CURRENT LIMIT PROTECTION						
Current Limit	V <sub>out1,2</sub> = V <sub>in</sub> - 1 V	I <sub>LIM1,2</sub>	350	ı	_	mA
DISABLE AND QUIESCENT CURRENTS	5					
Disable Current	V <sub>EN1,2</sub> = 0 V	I <sub>DIS</sub>	-	0.005	10	μΑ
Quiescent Current, $I_q = I_{in} - (I_{out1} + I_{out2})$	$I_{out1} = I_{out2} = 500 \mu A$ , $V_{in} = 8 \text{ V to } 18 \text{ V}$	Ιq	-	0.85	1.5	mA
Quiescent Current, $I_q = I_{in} - (I_{out1} + I_{out2})$	$I_{out1} = I_{out2} = 200 \text{ mA}, V_{in} = 8 \text{ V to } 18 \text{ V}$	Iq	-	15	25	mA
Quiescent Current, $I_q = I_{in} - (I_{out1} + I_{out2})$	$I_{out1} = I_{out2} = 250 \text{ mA}, V_{in} = 8 \text{ V to } 18 \text{ V}$	Ιq	-	20	40	mA
ENABLE						
Enable Input Threshold Voltage Logic Low (OFF) Logic High (ON)	$V_{out1,2} \le 0.1 \text{ V}$ $V_{out1,2} \ge V_{in} - 1 \text{ V}$	V <sub>th(EN1,2)</sub>	0.99	1.8 1.9	_ 2.31	V
Enable Input Current	V <sub>EN1,2</sub> = 3.3 V	I <sub>EN1,2</sub>	2	7	20	μΑ
Turn On Time from Enable ON to V <sub>out1,2</sub> = V <sub>in</sub> – 1 V	I <sub>out1,2</sub> = 100 mA	t <sub>on</sub>	ı	25	_	μs
OUTPUT CURRENT SENSE						
CSO Voltage Level at Current Limit	$\begin{aligned} &V_{out1,2} = V_{in} - 1 \ V \\ &R_{CSO1,2} = 3.3 \ k\Omega \end{aligned}$	V <sub>CSO_Ilim1,2</sub>	2.448 (-4%)	2.55	2.652 (+4%)	V
CSO Transient Voltage Level	$C_{CSO1,2}$ = 4.7 μF, $R_{CSO1,2}$ = 3.3 kΩ, $I_{out1,2}$ pulse from 10 mA to 350 mA, tr = 1 μs	V <sub>CSO1,2</sub>	_	_	3.3	V
Output Current to CSO Current Ratio	$V_{CSO1,2} = 2 \text{ V}, I_{out1,2} = 10 \text{ mA to } 50 \text{ mA}$ $V_{in} = 8 \text{ V to } 18 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le +150^{\circ}\text{C})$	I <sub>out1,2</sub> / I <sub>CSO1,2</sub>	- (-15%)	265	- (+15%)	_
	$V_{CSO1,2}$ = 2 V, $I_{out1,2}$ = 50 mA to 350 mA $V_{in}$ = 8 V to 18 V, $-40^{\circ}$ C $\leq T_{J} \leq +150^{\circ}$ C)		- (-5%)	285	- (+5%)	
CSO Current at no Load Current	$V_{CSO1,2} = 0 \text{ V}, I_{out1,2} = 0 \text{ mA}$	I <sub>CSO_off1,2</sub>	_	-	15	μΑ
DIAGNOSTICS						
Overcurrent Voltage Level Threshold	$\begin{aligned} &V_{out1,2} = V_{in} - 1 \text{ V,} \\ &R_{CSO1,2} = 3.3 \text{ k}\Omega \end{aligned}$	V <sub>OC1,2</sub>	92	95	98	% of V <sub>CSO_</sub>
Short To Battery (STB) Voltage Threshold in OFF state	$V_{in}$ = 4.4 V to 18 V, $I_{out1}$ = $I_{out2}$ = 0 mA, $V_{DE}$ = 3.3 V	V <sub>STB1,2</sub>	2	3	4	V
Open Load (OL) Current Threshold in OFF state	$V_{in} = 4.4 \text{ V to } 18 \text{ V}, V_{DE} = 3.3 \text{ V}$	I <sub>OL1,2</sub>	5.0	10	25	mA
Output Voltage to Output Feedback Voltage Ratio	V <sub>in</sub> = 4.4 V to 18 V	V <sub>out1,2/</sub> V <sub>out_FB1,2</sub>	5.7	6.0	6.3	_
Diagnostics Enable Threshold Voltage Logic Low Logic High		V <sub>th(DE)</sub>	0.99 -	1.8 1.9	_ 2.31	V
Channel Select Threshold Voltage Logic Low Logic High		V <sub>th(CS)</sub>	0.99	1.8 1.9	_ 2.31	V
Error Flag Low Voltage	I <sub>EF</sub> = -1 mA	V <sub>EF_Low</sub>	-	0.04	0.4	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_A \approx T_J$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

9. Values based on design and/or characterization.

**Table 6. ELECTRICAL CHARACTERISTICS**  $V_{in}$  = 13.5 V,  $V_{EN1,2}$  = 3.3 V,  $V_{DE}$  = 0 V,  $R_{CSO1,2}$  = 0 Ω,  $C_{CSO1,2}$  = 1 μF,  $C_{in}$  = 1 μF,  $C_{out1,2}$  = 1 μF, Min and Max values are valid for temperature range −40°C ≤  $T_{J}$  ≤ +150°C unless noted otherwise and are guaranteed by test, design or statistical correlation. Typical values are referenced to  $T_{J}$  = 25°C (Note 8)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
THERMAL SHUTDOWN						
Thermal Shutdown Temperature (Note 9)	$I_{out1} = I_{out2} = 90$ mA, each channel measured separately	T <sub>SD1,2</sub>	150	175	195	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>8.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_A \approx T_J$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>9.</sup> Values based on design and/or characterization.

### TYPICAL CHARACTERISTICS




Figure 4. Input to Output Differential vs.
Temperature

Figure 5. Input to Output Diff. vs. Output Current




Figure 6. Output Current Limit vs. Input Voltage




Figure 7. Output Voltage vs. Input Voltage (Reverse Input Voltage)




Figure 8. Output Current Limit vs. R<sub>CSO</sub> (Calculated Using E24 Series)





Figure 9. Output Current (% of I<sub>LIM</sub>) vs. CSO Voltage

# **TYPICAL CHARACTERISTICS**



40  $T_J = 25^{\circ}C$ 35 Iq, QUIESCENT CURRENT (mA)  $V_{in} = 13.5 \text{ V}$ 30 25 20 15 10 5 0 6 0 50 100 150 200 250 300 350 I<sub>out1,2</sub>, OUTPUT CURRENT (mA)

Figure 10. Quiescent Current vs. Output Current (Low Load)

Figure 11. Quiescent Current vs. Output Current (High Load)




Figure 12. I<sub>CSO</sub> Current vs. Output Current Ratio

#### **DEFINITIONS**

#### General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

#### Input to Output Differential Voltage

The Input to Output Differential Voltage parameter is defined for specific output current values and specified over Temperature range.

#### **Quiescent and Disable Currents**

Quiescent Current ( $I_q$ ) is the difference between the input current (measured through the LDO input pin) and the output load current. If Enable pin is set to LOW the regulator reduces its internal bias and shuts off the output, this term is called the disable current ( $I_{DIS}$ ).

#### **Current Limit**

Current Limit is value of output current by which output voltage drops below 90% of its nominal value.

#### **Thermal Protection**

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

#### **Maximum Package Power Dissipation**

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

### **APPLICATIONS INFORMATION**

#### **Circuit Description**

The NCV47822 is an integrated dual High Side Switch (HSS) with output current capability up to 250 mA per each output. It is enabled with an input to the enable pin. The integrated current sense feature provides diagnosis and system protection functionality. The current limit of the device is adjustable by resistor connected to CSO pin. Voltage on CSO pin is proportional to output current. The HSS is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

# **Enable Inputs**

An enable pin is used to turn a channel on or off. By holding the pin down to a voltage less than 0.99 V, the output of the channel will be turned off. When the voltage on the enable pin is greater than 2.31 V, the output of the channel will be enabled to power its output to the regulated output voltage. The enable pins may be connected directly to the input pin to give constant enable to the output channel.

#### **Setting the Output Current Limit**

The output current limit can be set up to 350 mA by external resistor  $R_{CSO1,2}$  (see Figure 1). Capacitor  $C_{CSO}$  of 1  $\mu F$  in parallel with  $R_{CSO}$  is required for stability of current limit control circuitry (see Figure 1).

$$V_{CSO1,2} = I_{out1,2} \left( R_{CSO1,2} \times \frac{1}{RATIO} \right)$$
 (eq. 1)

$$I_{LIM1,2} = \frac{RATIO}{1} \times \frac{2.55}{R_{CSO1,2}}$$
 (eq. 2)

$$R_{CSO1,2} = \frac{RATIO}{1} \times \frac{2.55}{I_{LIM1,2}}$$
 (eq. 3)

where

R<sub>CSO1,2</sub> – current limit setting resistor

V<sub>CSO1,2</sub> - voltage at CSO pin proportional to I<sub>out1,2</sub>

I<sub>LIM1.2</sub> – current limit value

I<sub>out1.2</sub> - output current actual value

RATIO – typical value of Output Current to CSO Current Ratio for particular output current range CSO pin provides information about output current actual value. The CSO voltage is proportional to output current according to Equation 1.

Once output current reaches its limit value ( $I_{LIM1,2}$ ) set by external resistor  $R_{CSO}$  than voltage at CSO pin is typically 2.55 V. Calculations of  $I_{LIM1,2}$  or  $R_{CSO1,2}$  values can be done using equations Equation 2 and Equation 3, respectively. Minimum and maximum value of Output Current Limit can be calculated according Equation 4 and 5.

$$I_{LIM1,2\_min} = RATIO_{min} \times \frac{V_{CSO1,2\_min}}{R_{CSO1,2\_max}}$$
 (eq. 4)

$$I_{LIM1,2_max} = RATIO_{max} \times \frac{V_{CSO1,2_max}}{R_{CSO1,2_min}}$$
 (eq. 5)

where

RATIO<sub>min</sub> – minimum value of Output Current to CSO Current Ratio from electrical characteristics table and particular output current range

RATIO<sub>max</sub> – maximum value of Output Current to CSO Current Ratio from electrical characteristics table and particular output current range

 $V_{CSO1,2\_min}$  - minimum value of CSO Voltage Level at Current Limit from electrical characteristics table

 $V_{CSO1,2\_max}$  - maximum value of CSO Voltage Level at Current Limit from electrical characteristics table

 $R_{CSO1,2\_{min}}$  – minimum value of  $R_{CSO1,2}$  with respect its accuracy

 $R_{CSO1,2\_max}$  – maximum value of  $R_{CSO1,2}$  with respect its accuracy

Designers should consider the tolerance of R<sub>CSO1,2</sub> during the design phase.

#### Diagnostic in OFF State

The NCV47822 contains also circuitry for OFF state diagnostics for Short to Battery (STB) and Open Load (OL). There are internal current sources and Pull Down resistors which provide additional cost savings for overall application

by excluding external components and their assembly cost and saving PCB space and safe control IOs of a Microcontroller Unit (MCU).

Simplified functional schematic and truth table is shown in Figure 13 and related flowchart in Figure 14.




Figure 13. Simplified Functional Diagram of OFF State Diagnostics (STB and OL)




Figure 14. Flowchart for Diagnostics in OFF State

The diagnostics in OFF state shall be performed for each channel separately. For diagnostics of Channel 1 the input CS pin has to be put logic low, for diagnostics of Channel 2 the input CS pin has to be put logic high. Corresponding EN pin has to be used for control (EN1 for Channel 1 and EN2 for Channel 2).

#### Diagnostic in ON State

Diagnostic in ON State provides information about Overcurrent or Short to Ground failures, during which the EF output is in logic low state. The diagnostics in ON state shall be performed for each channel separately. For diagnostics of Channel 1 the input CS pin has to be put logic low, for diagnostics of Channel 2 the input CS pin has to be put logic high. For detailed information see Diagnostic Features Truth Table in Figure 15.

### **Output Voltage Monitoring**

The Output Voltage net is connected to internal resistor divider. Output of the resistor divider is connected to  $V_{out\_FB1,2}$  pin and provides information about Output Voltage Level according to Equation 4.

$$V_{out\_FB1,2} = \frac{V_{out1,2}}{6}$$
 (eq. 6)

Operational Status	EN <sup>10)</sup>	DE	CS	Output Voltage (V <sub>out1</sub> or V <sub>out2</sub> )	Diagnostic Output (CSO1 or CSO2)	Error Flag (EF)
Disabled	L	L	Χ	Low (~0 V)	Low (~0 V)	HZ
Short to Battery	L	Н	L/H <sup>11)</sup>	High $(V_{out} \sim V_{in})$	Low (~0 V)	L <sup>12)</sup>
Open Load (OFF)	Н	Н	L/H <sup>11)</sup>	High $(V_{out} \sim V_{in})$	Low (~0 V)	L <sup>13)</sup>
Normal (OFF)	Н	Н	L/H <sup>11)</sup>	Low (~0 V)	Low (~0 V)	HZ <sup>13)</sup>
Open Load (ON)	Н	L	Х	V <sub>out_nom</sub>	Low (~0 V)	HZ
Normal (ON)	Н	L	Х	$V_{out\_nom}$	Proportional to I <sub>out</sub> (±10 %)	HZ
Over Current	Н	L	L/H <sup>14)</sup>	V <sub>out_nom</sub> - 1 V	High (~2.55 V)	L
Short to Ground	Н	L	L/H <sup>14)</sup>	Low (~0 V)	High (~2.55 V)	L

Figure 15. Diagnostic Features Truth Table

<sup>10.</sup> State of EN pin of appropriate channel

<sup>11.</sup> CS = L means CH1 diagnostics and CS = H means CH2 diagnostics in OFF state (DE = H) via EF output, appropriate EN pin is used for turning internal switch ON and OFF (e.g. when DE = H and CS = L and EN1 = L then IPU1 is OFF, when DE = H and CS = L and EN1 = H then IPU1 is ON)

<sup>12.</sup> Internal current source turned OFF (between  $V_{\text{out}}$  and  $V_{\text{in}}$  of appropriate channel)

<sup>13.</sup> Internal current source turned ON (between Vout and Vin of appropriate channel)

<sup>14.</sup> CS = L means CH1 diagnostics and CS = H means CH2 diagnostics in ON state (e.g. when CS = L and EF = L then CH1 has Overcurrent or Short to Ground failure, when CS = H and EF = L then CH1 has Overcurrent or Short to Ground failure)

#### **Thermal Considerations**

As power in the device increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the device has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the device can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{R_{\theta JA}}$$
 (eq. 7)

Since  $T_J$  is not recommended to exceed 150°C, then the device soldered on 645 mm<sup>2</sup>, 1 oz copper area, FR4 can dissipate up to 2.38 W when the ambient temperature ( $T_A$ ) is 25°C. See Figure 16 for  $R_{\theta JA}$  versus PCB area. The power dissipated by the device can be calculated from the following equations:

$$P_{D} \approx V_{in} (I_{q}@I_{out1,2}) + I_{out1} (V_{in} - V_{out1}) + I_{out2} (V_{in} - V_{out2})$$
or

$$V_{\text{in(MAX)}} \approx \frac{P_{D(MAX)} + (V_{\text{out1}} \times I_{\text{out1}}) + (V_{\text{out2}} \times I_{\text{out2}})}{I_{\text{out1}} + I_{\text{out2}} + I_{\text{q}}}$$




Figure 16. Thermal Resistance vs. PCB Copper Area

#### **Hints**


 $V_{\rm in}$  and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the device and make traces as short as possible.

The Output Voltage Monitoring Output is high impedance output (see Figure 2) and during OFF state diagnostics it may be prone to couple a noise via PCB track or wire. Disturbing may appear as Error Flag Output oscillation when Output Voltage Level is close to Short to Battery threshold. To improve robustness connect capacitor (typically 10 nF) between each V<sub>out\_FB1,2</sub>pin and GND as close as possible to the V<sub>out\_FB1,2</sub> pins.

#### ORDERING INFORMATION

Device	Marking	Package	Shipping <sup>†</sup>
NCV47822PAAJR2G	Line1: NCV4 Line2: 7822	TSSOP-14 Exposed Pad (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D



#### **DATE 09 OCT 2012**


#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL BE
  0.07 mm MAX. AT MAXIMUM MATERIAL CONDITION.
  DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07.
- 4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION D IS DETERMINED AT DATUM H.
- 5. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSION E1 IS DETERMINED AT DATUM H.
- DATUMS A AND B ARE DETERMINED AT DATUM H.
   AI IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- SECTION B-B TO BE DETERMINED AT 0.10 TO 0.25 mm FROM THE LEAD TIP.

	MILLIMETERS			
DIM	MIN	MAX		
Α		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
b1	0.19	0.25		
С	0.09	0.20		
c1	0.09	0.16		
D	4.90	5.10		
D2	3.09	3.62		
Е	6.40	BSC		
E1	4.30	4.50		
E2	2.69	3.22		
е	0.65 BSC			
L	0.45	0.75		
L2	0.25 BSC			
М	0 °	8°		

# RECOMMENDED SOLDERING FOOTPRINT\*

**BOTTOM VIEW** 



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
 Y = Year
 W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON66474E	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-14 EP, 5.0X4.4		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative